US2007111423A1PendingUtilityA1

Method of fabricating semiconductor device

51
Assignee: NUMAZAWA SUMITOPriority: Aug 28, 1997Filed: Jan 16, 2007Published: May 17, 2007
Est. expiryAug 28, 2017(expired)· nominal 20-yr term from priority
H10D 64/01344H10D 64/01346H10D 64/01342H10D 64/01324H10D 64/0134H10D 64/681H10D 64/519H10D 64/518H10D 64/513H10D 62/155H10D 62/127H10D 64/693H10D 64/685H10D 30/0297H10D 30/63H10D 30/025H10D 30/668
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

In a method of fabricating a semiconductor device having a MISFET of trench gate structure, a trench is formed from a major surface of a semiconductor layer of first conductivity type which serves as a drain region, in a depth direction of the semiconductor layer, a gate insulating film including a thermal oxide film and a deposited film is formed over the internal surface of the trench, and after a gate electrode has been formed in the trench, impurities are introduced into the semiconductor substrate of first conductivity type to form a semiconductor region of second conductivity type which serves as a channel forming region, and impurities are introduced into the semiconductor region of second conductivity type to form the semiconductor region of first conductivity type which serves as a source region.

Claims

exact text as granted — not AI-modified
1 . A method of fabricating a semiconductor device comprising the steps of: 
 (a) forming a trench in a semiconductor substrate having a first semiconductor region of a first conductivity type from a major surface of the semiconductor substrate in a depth direction thereof;    (b) forming a gate insulating film including a thermal oxide film and a deposition film over the internal surface of the trench;    (c) forming a gate electrode over the gate insulating film in the trench; and    (d) introducing, after said step (c), impurities into the semiconductor substrate to form a second semiconductor region of a second conductivity type; and    (e) introducing, after said step (c), impurities into the semiconductor substrate to form a third semiconductor region of the first conductivity type;    the third semiconductor region being formed at a place deeper than the first semiconductor region;    the second semiconductor region being formed between the third semiconductor region and the first semiconductor region in the depth direction.    
     
     
         2 - 21 . (canceled)

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.