US2008087970A1PendingUtilityA1

Wet chemical treatment to form a thin oxide for high k gate dielectrics

Assignee: VERHAVERBEKE STEVENPriority: Feb 7, 2005Filed: Oct 24, 2007Published: Apr 17, 2008
Est. expiryFeb 7, 2025(expired)· nominal 20-yr term from priority
H10P 14/69215H10P 14/6339H10D 64/01342H10P 14/69392H10P 14/6546H10P 14/6534H10P 14/6508H10P 14/6322H10P 14/6309H10P 14/662Y10S438/905H10D 64/691H10D 30/60H10D 64/685
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Described herein are methods of forming a thin silicon dioxide layer having a thickness of less than eight angstroms on a semiconductor substrate to form the bottom layer of a gate dielectric. A silicon dioxide layer having a thickness of less than eight angstroms may be formed by two different methods. In one method, a sulfuric acid solution is applied to a semiconductor substrate to grow a silicon dioxide layer of less than eight angstroms. The growth of the silicon dioxide layer by the sulfuric acid solution is self-limiting. In another method, a hydrogen peroxide containing solution is applied to a semiconductor substrate for a time sufficient to grow a silicon dioxide layer having a thickness of greater than eight angstroms and then applying an etching solution to etch the silicon dioxide layer down to a thickness of less than eight angstroms.

Claims

exact text as granted — not AI-modified
1 . A device, comprising: 
 a semiconductor substrate;    a pair of source and drain regions formed within the semiconductor substrate;    a composite gate dielectric layer formed above the semiconductor substrate and the pair of source and drain regions, comprising a silicon dioxide layer having a thickness of less than approximately 8 angstroms and a high dielectric constant material; and    a gate electrode formed above the composite gate dielectric layer.    
   
   
       2 . The device of  claim 1 , wherein the silicon dioxide layer has a thickness in the approximate range of 2 angstroms and 4 angstroms.  
   
   
       3 . The device of  claim 1 , wherein the silicon dioxide layer is a monolayer.  
   
   
       4 . The device of  claim 1 , wherein the silicon dioxide layer is terminated with ammonium groups.  
   
   
       5 . The device of  claim 1 , wherein 1%-10% of silicon atoms at a surface of the silicon dioxide layer are terminated with ammonium groups.  
   
   
       6 . The device of  claim 1 , wherein the high dielectric constant material is halfnium oxide.

Join the waitlist — get patent alerts

Track US2008087970A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.