US2008093747A1PendingUtilityA1

Three dimensional device integration method and integrated device

Assignee: ZIPTRONIXPriority: Oct 1, 1999Filed: Oct 31, 2007Published: Apr 24, 2008
Est. expiryOct 1, 2019(expired)· nominal 20-yr term from priority
H10W 99/00Y10S438/977Y10S148/012H10W 20/2134H10W 20/0234H10W 20/0242H10W 70/682H10W 90/297H10W 90/288H10W 90/722H10W 72/0198H10W 72/884H10W 90/756H10W 90/754H10W 72/50H10W 72/07551H10W 72/07554H10W 44/248H10W 70/093H10W 72/30H10W 72/07337H10W 72/07331H10W 72/073H10W 80/301H10W 80/327H10W 72/20H10W 72/07251H10W 90/00H10W 90/22H10W 70/60H10W 72/01225H10W 42/20H10W 70/614H10W 20/20H10W 40/10H10W 70/68H10W 20/023H10W 10/181H10P 72/7432H10P 72/7426H10P 72/743H10P 10/128H10P 90/1914H10P 72/74H10W 90/20H10W 80/732H10W 80/701H10W 72/07341H10W 72/07311H10W 72/01371H10W 72/01365H10W 72/01351H10W 72/357H10W 72/351H10W 72/347H10W 72/344H10W 72/337H10W 72/331H10W 90/401H10W 72/013H10W 70/635H10W 70/611H10D 88/00H10D 88/01H10D 84/038H10F 39/809
55
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A device integration method and integrated device. The method may include the steps of directly bonding a semiconductor device having a substrate to an element; and removing a portion of the substrate to expose a remaining portion of the semiconductor device after bonding. The element may include one of a substrate used for thermal spreading, impedance matching or for RF isolation, an antenna, and a matching network comprised of passive elements. A second thermal spreading substrate may be bonded to the remaining portion of the semiconductor device. Interconnections may be made through the first or second substrates. The method may also include bonding a plurality of semiconductor devices to an element, and the element may have recesses in which the semiconductor devices are disposed. A conductor array having a plurality of contact structures may be formed on an exposed surface of the semiconductor device, vias may be formed through the semiconductor device to device regions, and interconnection may be formed between said device regions and said contact structures.

Claims

exact text as granted — not AI-modified
1 . An integration method, comprising: 
 forming first and second bonding surfaces on first and second materials each having a surface roughness of less than about 1 nm;    directly bonding said first element to said second element without fusing said first element to said second element; and    removing a substantial portion of said first material to leave a remaining portion;    forming a third bonding surface on said remaining portion having a surface roughness of less than about 1 nm;    directly bonding said first element to a third element without fusing said first element to said second element; and    removing said second element.    
     
     
         2 . A method as recited in  claim 1 , wherein: 
 said first element has a smaller area than an area of said second element.    
     
     
         3 . A method as recited in  claim 1 , comprising 
 forming an electrical connection between said first and third element.    
     
     
         4 . A method as recited in  claim 1 , wherein said third element comprises silicon;  
     
     
         5 . A method as recited in  claim 1 , wherein a surface of said third element bonded to said remaining portion comprises silicon.  
     
     
         6 . A bonded structure, comprising: 
 first and second elements having first and second bonding surfaces, respectively, at least one of said surfaces comprising an insulating material;    said first and second materials directly bonded through direct contact of said first and second surfaces without fusing said first element to said second element;    a top portion of said first material being removed to expose a contact structure;    a second contact structure disposed in said second element; and    an electrical connection formed between first and second contact structures extending over said top portion.    
     
     
         7 . A structure as recited in  claim 6 , wherein: 
 said second material comprises silicon.    
     
     
         8 . A structure as recited in  claim 6 , wherein said insulating material comprises silicon oxide.

Join the waitlist — get patent alerts

Track US2008093747A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.