US2011047519A1PendingUtilityA1

Layout Content Analysis for Source Mask Optimization Acceleration

Assignee: TORRES ROBLES JUAN ANDRESPriority: May 11, 2009Filed: May 11, 2010Published: Feb 24, 2011
Est. expiryMay 11, 2029(~2.8 yrs left)· nominal 20-yr term from priority
H10P 95/00H10P 74/00G03F 1/70G06F 30/398G06F 2119/18G03F 7/70125G06F 30/39G21K 5/00G03F 1/36G01R 31/26G03F 1/38G06F 30/333G03F 7/70441G16Z 99/00G03F 1/30G03F 1/68
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The invention provides for the acceleration of a source mask optimization process. In some implementations, a layout design is analyzed by a pattern matching process, wherein sections of the layout design having similar patterns are identified and consolidated into pattern groups. Subsequently, sections of the layout design corresponding to the pattern groups may be analyzed to determine their compatibility with the optical lithographic process, and the compatibility of these sections may be classified based upon a “cost function.” With further implementations, the analyzed sections may be classified as printable or difficult to print, depending upon the particular lithographic system. The compatibility of various sections of a layout design may then be utilized to optimize the layout design during a lithographic friendly design process. For example, during the design phase, sections categorized as difficult to print may be flagged for further optimization, processing, or redesign. In further implementations, the difficult-to-print sections may be subjected to a source mask optimization process. Subsequently, the entire layout design may receive a conventional resolution enhancement treatment using the optimized source.

Claims

exact text as granted — not AI-modified
1 . A computer implemented method comprising:
 identifying a layout design for a mask;   partitioning the layout design into a plurality of layout sections;   consolidating the plurality of layout sections into a plurality of pattern groups;   deriving a pattern group printing difficulty factor for ones of the plurality of pattern groups; and   marking ones of the plurality of layout sections for modification based in part upon the pattern group printing difficulty factor.   
     
     
         2 . The computer implemented method recited in  claim 1 , further comprising saving the marked layout design to a memory storage location. 
     
     
         3 . The computer implemented method recited in  claim 2 , the method act for partitioning the layout design into a plurality of layout sections comprising:
 identifying a partition distance; and   splitting the layout design into layout sections of a similar geometric area, the geometric area being based in part upon the partition distance.   
     
     
         4 . The computer implemented method recited in  claim 3 , the method act for consolidating the plurality of layout sections into a plurality of pattern groups comprising:
 identifying a plurality of unique patterns based in part upon the geometric relationship of shapes defined by the plurality of layout sections;   forming a pattern group corresponding to each of the plurality of unique patterns;   for each of the pattern groups,   identifying ones of the plurality of layout sections where the geometric relationship of shapes defined by the identified ones of the plurality of layout sections are similar to the unique pattern associated with the pattern group, and   associating the identified ones of the plurality of layout sections with the pattern group.

Join the waitlist — get patent alerts

Track US2011047519A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.