Device and method generating internal voltage in semiconductor memory device
Abstract
A semiconductor memory device and a method of generating an internal voltage in the semiconductor memory device are provided. The semiconductor memory device includes a controller configured to activate a sensing enable signal when an active command is applied from outside, inactivate the sensing enable signal when a precharge command is applied, and output the sensing enable signal, and an array internal voltage generator configured to output an active array power supply voltage as an array power supply voltage when the sensing enable signal is activated, output an external array power supply voltage and a standby array power supply voltage as the array power supply voltage when the sensing enable signal is inactivated, and output the standby array power supply voltage alone as the array power supply voltage when the sensing enable signal is inactivated for at least a specific period.
Claims
exact text as granted — not AI-modified1 . A semiconductor memory device, comprising: a controller configured to activate a sensing enable signal when an active command is applied, inactivate the sensing enable signal when a precharge command is applied, and output the sensing enable signal; and an array internal voltage generator configured to output an active array power supply voltage as an array power supply voltage when the sensing enable signal is activated, output an external array power supply voltage and a standby array power supply voltage as the array power supply voltage when the sensing enable signal is inactivated, and output the standby array power supply voltage as the array power supply voltage when the sensing enable signal is inactivated for at least a specific period.
Join the waitlist — get patent alerts
Track US2012213018A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.