US2014239384A1PendingUtilityA1
Semiconductor device having vertical surrounding gate transistor structure, method for manufacturing the same, and data processing system
Est. expirySep 27, 2027(~1.2 yrs left)· nominal 20-yr term from priority
Inventors:Yoshihiro Takaishi
H10D 64/2527H10D 64/519H10D 62/126H10D 64/517H10D 64/513H10D 64/252H10D 30/025H10D 30/63H01L 29/7827
50
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A semiconductor device is provided which includes: semiconductor pillars which include impurity diffused layers, each semiconductor pillar having a width which allows full depletion of a semiconductor forming each semiconductor pillar, the impurity diffused layers being electrically connected to each other; and a common gate section which covers side faces of the pillars.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A semiconductor device comprising:
semiconductor pillars, each of which has a width which allows full depletion of a semiconductor forming each semiconductor pillar; a common gate section including gate electrodes which cover side faces of the pillars; first impurity diffused layers provided at first end portions of the pillars; second impurity diffused layers provided at second end portions of the pillars; and third impurity diffused layers connected to the second impurity diffused layers, the third impurity diffused layers being surrounded by, and penetrated through, the gate electrodes.
2 . The semiconductor device as recited in claim 1 , further comprising
an oxide film provided around the first end portions of the pillars, the oxide film being formed by oxidation.Join the waitlist — get patent alerts
Track US2014239384A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.