US2015380239A1PendingUtilityA1

Block co-polymer photoresist

45
Assignee: PIXELLIGENT TECHNOLOGIES LLCPriority: Mar 4, 2003Filed: Sep 8, 2015Published: Dec 31, 2015
Est. expiryMar 4, 2023(expired)· nominal 20-yr term from priority
H10P 95/90H10P 76/20H10P 76/2041H10D 84/01H10D 84/00H10D 62/10G03F 7/004H01L 27/04H01L 21/324H01L 21/0274G03F 7/0002G03F 7/039G03F 7/20B81C 1/00031B82Y 10/00B81C 2201/0149B82Y 40/00G03F 7/38
45
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

An integrated circuit is made by depositing a pinning layer on a substrate. A block copolymer photoresist is formed on the pinning layer. The block copolymer has two blocks A and B that do not self-assemble under at least some annealing conditions. The exposed block copolymer photoresist is processed to cleave at least some block copolymer bonds in the exposed selected regions. The exposed pinning layer is processed to create a chemical epitaxial pattern to direct the local self assembly of the block copolymer.

Claims

exact text as granted — not AI-modified
1 . A method of making an integrated circuit comprising:
 depositing a pinning layer on a substrate;   forming a block copolymer photoresist on the pinning layer;   wherein the block copolymer has two blocks A and B that do not self-assemble under at least some annealing conditions;   exposing selected regions of the block copolymer photoresist and the pinning layer;   processing the exposed block copolymer photoresist to cleave at least some block copolymer bonds in the exposed selected regions;   processing the expose pinning layer to create a chemical epitaxial pattern to direct the local self assembly of the block copolymer;   processing further includes changing A to A′ such that A′ and B self-assemble under said at least some annealing conditions;   annealing the wafer under said at least some annealing conditions;   developing the block copolymer photoresist; and   further processing said substrate to make an integrated circuit.   
     
     
         2 . An integrated circuit device made by a method including:
 depositing a pinning layer on a substrate;   forming a block copolymer photoresist on the pinning layer;   wherein the block copolymer has two blocks A and B that do not self-assemble under at least some annealing conditions;   exposing selected regions of the block copolymer photoresist and the pinning layer;   processing the exposed block copolymer photoresist to cleave at least some block copolymer bonds in the exposed selected regions;   processing the expose pinning layer to create a chemical epitaxial pattern to direct the local self assembly of the block copolymer;   processing further includes changing A to A′ such that A′ and B self-assemble under said at least some annealing conditions;   annealing the wafer under said at least some annealing conditions;   developing the block copolymer photoresist; and   further processing said substrate to form integrated circuitry thereon.   
     
     
         3 . A method of making an integrated circuit comprising:
 forming a block copolymer photoresist on a substrate;   wherein the block copolymer has three blocks A, B, and C with block B in the middle and A and C at the ends;   wherein the block copolymer would self assemble under a certain set of annealing condition with A and B in one phase and C in the other phase;   exposing selected regions of the block copolymer photoresist;   processing the exposed block copolymer photoresist to cleave at least some block copolymer bonds in the exposed selected regions;   processing further includes changing B to B′ such that that the block copolymer would self assemble under a certain set of annealing condition with A in one phase and B and C in the other phase;   developing the block copolymer photoresist; and   further processing said substrate to make an integrated circuit.   
     
     
         4 . An integrated circuit device made by a method including:
 forming a block copolymer photoresist on a substrate;   wherein the block copolymer has three blocks A, B, and C with block B in the middle and A and C at the ends;   wherein the block copolymer would self assemble under a certain set of annealing condition with A and B in one phase and C in the other phase;   exposing selected regions of the block copolymer photoresist;   processing the exposed block copolymer photoresist to cleave at least some block copolymer bonds in the exposed selected regions;   processing further includes changing B to B′ such that that the block copolymer would self assemble under a certain set of annealing condition with A in one phase and B and C in the other phase;   developing the block copolymer photoresist; and   further processing said substrate to form integrated circuitry thereon.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.