US2017012010A1PendingUtilityA1

Semiconductor package structure and method of the same

Assignee: INPAQ TECH CO LTDPriority: Jul 9, 2015Filed: Jul 9, 2015Published: Jan 12, 2017
Est. expiryJul 9, 2035(~9 yrs left)· nominal 20-yr term from priority
H10W 90/734H10W 90/10H10W 72/9413H10W 72/874H10W 72/073H10W 70/652H10W 70/099H10W 70/65H10W 70/05H10W 90/701H10W 74/147H10W 74/114H10W 74/47H10W 72/019H10W 72/00H10W 70/60H10W 70/09H10W 20/435H10W 20/425H10W 20/063H10W 20/038H10W 74/00H10W 70/093H10W 72/90H01L 2924/01047H01L 2224/02311H01L 2924/01029H01L 24/03H01L 2224/02373H01L 24/06H01L 2224/02381
39
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The disclosure provides a semiconductor package structure, including a substrate having a front side and a back side, a first insulating layer disposed on the front side of the substrate, and a die disposed on the first insulating layer; wherein the die includes a first die pad and a second die pad, the first die pad coupled to a first portion of a metal layer, the second die pad coupled to a second portion of the metal layer, and the first portion of the metal layer and the second portion of the metal layer spaced apart by a second insulating layer. An associated semiconductor packaging method and another semiconductor package structure are also disclosed.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor package structure, comprising:
 an insulating substrate in the absence of metal members, comprising a front side and a back side;   a first insulating layer disposed on the front side of the substrate; and   a die disposed on the first insulating layer;   wherein the die comprises a first die pad and a second die pad, the first die pad is coupled to a first portion of a metal layer, the second die pad is coupled to a second portion of the metal layer, and the first portion of the metal layer and the second portion of the metal layer are spaced apart by a second insulating layer.   
     
     
         2 . The semiconductor package structure of  claim 1 , further comprising a protection layer disposed on the back side of the substrate. 
     
     
         3 . The semiconductor package structure of  claim 1 , wherein the metal layer is selected from at least one of palladium, aluminum, chromium, nickel, titanium, gold, copper and platinum. 
     
     
         4 . The semiconductor package structure of  claim 1 , wherein the first insulating layer and the second insulating layer are photosensitive dry films comprising constituents selected from at least one of polyimide, epoxy resin, benzocyclobutene resin and polymer. 
     
     
         5 . The semiconductor package structure of  claim 1 , wherein at least a portion of the metal layer above two terminals of the substrate is exposed. 
     
     
         6 . The semiconductor package structure of  claim 5 , wherein the semiconductor package structure comprises a first metal terminal disposed on a terminal of the substrate and coupled to the first portion of the metal layer, and the semiconductor package structure comprises a second metal terminal disposed on another terminal of the substrate and coupled to the second portion of the metal layer. 
     
     
         7 . The semiconductor package structure of  claim 6 , wherein the first metal terminal and the second metal terminal are selected from at least one of silver and copper. 
     
     
         8 . (canceled) 
     
     
         9 . (canceled) 
     
     
         10 . (canceled) 
     
     
         11 . (canceled) 
     
     
         12 . (canceled) 
     
     
         13 . (canceled) 
     
     
         14 . (canceled) 
     
     
         15 . (canceled) 
     
     
         16 . (canceled) 
     
     
         17 . (canceled) 
     
     
         18 . A semiconductor package structure, comprising:
 an insulating substrate in the absence of metal members, comprising a front side and a back side;   a first insulating layer disposed on the front side of the substrate; and   a die disposed on the first insulating layer;   wherein the die comprises a first die pad and a second die pad, the first die pad is coupled to a first portion of a metal layer, the second die pad is coupled to a second portion of the metal layer, and the first portion of the metal layer and the second portion of the metal layer are spaced apart by a second insulating layer;   wherein the die has an upper surface and a bottom surface, the first die pad and the second die pad are disposed on the upper surface, and the second surface is attached to the first insulating layer.   
     
     
         19 . A semiconductor package structure, comprising:
 an insulating substrate in the absence of metal members, comprising a front side and a back side;   a first insulating layer disposed on the front side of the substrate; and   a die disposed on the first insulating layer;   wherein the die comprises a first die pad and a second die pad, the first die pad is coupled to a first portion of a metal layer, the second die pad is coupled to a second portion of the metal layer, and the first portion of the metal layer and the second portion of the metal layer are spaced apart by a second insulating layer;   wherein the die has an upper surface and a bottom surface, the first die pad and the second die pad are disposed on the upper surface, and the second surface is attached to the first insulating layer;   wherein the metal layer is disposed above the upper surface of the die.

Join the waitlist — get patent alerts

Track US2017012010A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.