US2018308838A1PendingUtilityA1

Semiconductor device and method of manufacturing semiconductor device

Assignee: MITSUBISHI ELECTRIC CORPPriority: Apr 24, 2017Filed: Dec 21, 2017Published: Oct 25, 2018
Est. expiryApr 24, 2037(~10.7 yrs left)· nominal 20-yr term from priority
H01L 29/66136H01L 29/7395H01L 29/66333H01L 29/861H01L 27/0635H01L 29/1004H01L 29/0607H10D 62/128H10D 62/8503H10D 62/8325H10D 62/8303H10D 62/393H10D 62/177H10D 62/137H10D 62/133H10D 62/124H10D 62/60H10D 8/00H10D 84/811H10D 62/115H10D 62/102H10D 12/441H10D 12/032H10D 8/045H10D 64/519H10D 64/111H10D 62/127H10D 62/142H10D 62/105H10D 62/117H10D 84/01H10D 84/403
54
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device includes a semiconductor substrate in which a first region having a freewheeling diode arranged therein, second regions having an IGBT arranged therein, and a withstand-voltage retention region surrounding the first region and the second regions in plan view are defined. The semiconductor substrate has a first main surface and a second main surface. The semiconductor substrate includes an anode layer having a first conductivity type, which is arranged in the first main surface of the first region, and a diffusion layer having the first conductivity type, which is arranged in the first main surface of the withstand-voltage retention region adjacently to the anode layer. A first trench is arranged in the first main surface on a side of the anode layer with respect to a boundary between the anode layer and the diffusion layer.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device, comprising:
 a semiconductor substrate in which a first region having a freewheeling diode arranged therein, second regions having an insulated gate bipolar transistor (IGBT) arranged therein, and a withstand-voltage retention region surrounding said first region and said second regions in plan view are defined, said semiconductor substrate having a first main surface and a second main surface;   a surface electrode arranged on said first main surface of said first region, of said second regions, and of said withstand-voltage retention region; and   a back-surface electrode arranged on said second main surface of said first region, of said second regions, and of said withstand-voltage retention region,   said semiconductor substrate further comprising:
 an anode layer having a first conductivity type, which is arranged in said first main surface of said first region; 
 a diffusion layer having said first conductivity type, which is arranged in said first main surface of said withstand-voltage retention region adjacently to said anode layer; and 
 a cathode layer having a second conductivity type, which is arranged in said second main surface of said first region, 
   wherein a first trench is arranged in said first main surface on a side of said anode layer with respect to a boundary between said anode layer and said diffusion layer.   
     
     
         2 . The semiconductor device according to  claim 1 , wherein a second trench crossing with said first trench is arranged in said anode layer. 
     
     
         3 . A semiconductor device, comprising:
 a semiconductor substrate in which a first region having a freewheeling diode arranged therein, second regions having an insulated gate bipolar transistor (IGBT) arranged therein, and a withstand-voltage retention region surrounding said first region and said second regions in plan view are defined, said semiconductor substrate having a first main surface and a second main surface;   a surface electrode arranged on said first main surface of said first region and of said second regions; and   a back-surface electrode arranged on said second main surface of said first region, of said second regions, and of said withstand-voltage retention region,   said semiconductor substrate further comprising:
 an anode layer having a first conductivity type, which is arranged in said first main surface of said first region; 
 a diffusion layer having said first conductivity type, which is arranged in said first main surface of said withstand-voltage retention region adjacently to said anode layer; and 
 a cathode layer having a second conductivity type, which is arranged in said second main surface of said first region, 
   wherein said surface electrode is out of contact with said diffusion layer.   
     
     
         4 . A method of manufacturing a semiconductor device, said semiconductor device comprising:
 a semiconductor substrate in which a first region having a freewheeling diode arranged therein, second regions having an insulated gate bipolar transistor (IGBT) arranged therein, and a withstand-voltage retention region surrounding said first region and said second regions in plan view are defined, said semiconductor substrate having a first main surface and a second main surface;   a surface electrode arranged on said first main surface of said first region, of said second regions, of and said withstand-voltage retention region; and   a back-surface electrode arranged on said second main surface of said first region, said of second regions, and of said withstand-voltage retention region,   said semiconductor substrate further comprising:
 an anode layer having a first conductivity type, which is arranged in said first main surface of said first region; 
 a diffusion layer having said first conductivity type, which is arranged in said first main surface of said withstand-voltage retention region adjacently to said anode layer; and 
 a cathode layer having a second conductivity type, which is arranged in said second main surface of said first region, 
   the method comprising forming said diffusion layer in such a manner that impurity is selectively injected within a region in which said diffusion layer is to be formed.

Join the waitlist — get patent alerts

Track US2018308838A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.