US2020287056A1PendingUtilityA1

Radical oxidation process for fabricating a nonvolatile charge trap memory device

71
Assignee: Longitude Flash Memory Solutions LtdPriority: May 25, 2007Filed: Mar 16, 2020Published: Sep 10, 2020
Est. expiryMay 25, 2027(~0.9 yrs left)· nominal 20-yr term from priority
H10P 14/69433H10P 14/69215H10P 14/6927H10P 14/6532H10P 14/6526H10P 14/6522H10P 14/6334H10P 14/6319H10P 14/6309H10P 14/662H10D 64/037H10D 62/122H10D 62/121H10D 62/119H10D 62/83H10D 30/694H10D 30/0413H10D 30/43H10D 30/693B82Y 10/00H01L 21/02332H01L 29/40117H01L 21/02164H01L 29/4234H01L 21/0217H01L 29/0676H01L 29/0669H01L 21/02271H01L 21/02238H01L 21/0214H01L 21/022H01L 29/775H01L 29/16H01L 21/02252H01L 29/7926H01L 21/02326H01L 21/0234H01L 29/0673H01L 29/66833
71
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for fabricating a nonvolatile charge trap memory device is described. The method includes subjecting a substrate to a first oxidation process to form a tunnel oxide layer overlying a polysilicon channel, and forming over the tunnel oxide layer a multi-layer charge storing layer comprising an oxygen-rich, first layer comprising a nitride, and an oxygen-lean, second layer comprising a nitride on the first layer. The substrate is then subjected to a second oxidation process to consume a portion of the second layer and form a high-temperature-oxide (HTO) layer overlying the multi-layer charge storing layer. The stoichiometric composition of the first layer results in it being substantially trap free, and the stoichiometric composition of the second layer results in it being trap dense. The second oxidation process can comprise a plasma oxidation process or a radical oxidation process using In-Situ Steam Generation.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A memory device, comprising:
 a channel formed over a semiconductor material structure connecting a first and second diffusion regions, the channel being formed from a layer of semiconductor material;   a tunnel oxide disposed abutting the channel;   a multi-layer charge storing layer including a first nitride layer disposed adjacent to the tunnel oxide and a second nitride layer overlying the first nitride layer, the first nitride layer being substantially trap free and the second nitride layer being trap dense, wherein the first and second nitride layers have differing compositions of silicon, oxygen, and nitrogen; and   a blocking dielectric layer including high-temperature-oxide disposed adjacent to the second nitride layer.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.