USD619630SActiveUtility

Process tube for manufacturing semiconductor wafers

Assignee: TOKYO ELECTRON LTDPriority: May 8, 2007Filed: Nov 8, 2007Granted: Jul 13, 2010
Est. expiryMay 8, 2027(~0.8 yrs left)· nominal 20-yr term from priority
Inventors:Hirofumi Kaneko
69
PatentIndex Score
17
Cited by
15
References
1
Claims

Claims

exact text as granted — not AI-modified
The ornamental design for a process tube for manufacturing semiconductor wafers, as shown and described.

Join the waitlist — get patent alerts

Track USD619630S — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.