Inventor · disambiguated record
Chung-Do Yang
Also filed as: YANG CHUNG-DO
7 granted patents·1 pending application·57 citations·filing 2004–2017
83Inventor score
Top patents by PatentIndex Score
8 records- 0190US8806405B2Producing a net topology pattern as a constraint upon routing of signal paths in an integrated circuit designCADENCE DESIGN SYSTEMS INC·Filed 2012·Granted Aug 12, 2014·22 cites·41 claims
- 0288US10521097B1User interface to implement topology integrity throughout routing implementationsCADENCE DESIGN SYSTEMS INC·Filed 2017·Granted Dec 31, 2019·9 cites·20 claims
- 0384US10551431B1EM-compliance topology in a tree routerCADENCE DESIGN SYSTEMS INC·Filed 2017·Granted Feb 4, 2020·6 cites·20 claims
- 0484US7739630B1Optimizing a circuit designSPRINGSOFT USA INC·Filed 2007·Granted Jun 15, 2010·14 cites·24 claims
- 0582US10817641B1Method and system to implement topology integrity throughout routing implementationsCADENCE DESIGN SYSTEMS INC·Filed 2017·Granted Oct 27, 2020·5 cites·20 claims
- 0657US7917881B1Timing of a circuit designSPRINGSOFT USA INC·Filed 2007·Granted Mar 29, 2011·1 cites·30 claims
- 0745US10489549B1Tree-routing for specific areas of an electronic designCADENCE DESIGN SYSTEMS INC·Filed 2017·Granted Nov 26, 2019·0 cites·20 claims
- 0839US2005172252A1Elastic assembly floor plan design toolMENTOR GRAPHICS CORP·Filed 2004·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Chung-Do Yang files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →