Inventor · disambiguated record
Eric A. Foreman
Also filed as: FOREMAN ERIC · FOREMAN ERIC A
91 granted patents·7 pending applications·586 citations·filing 2004–2023
99Inventor score
Top patents by PatentIndex Score
98 records- 0196US8719763B1Frequency selection with selective voltage binningIBM·Filed 2013·Granted May 6, 2014·18 cites·20 claims
- 0295US9939880B1Voltage and frequency balancing at nominal pointIBM·Filed 2017·Granted Apr 10, 2018·11 cites·1 claims
- 0394US9767239B1Timing optimization driven by statistical sensitivitesIBM·Filed 2016·Granted Sep 19, 2017·13 cites·22 claims
- 0493US9483604B1Variable accuracy parameter modeling in statistical timingIBM·Filed 2015·Granted Nov 1, 2016·9 cites·14 claims
- 0593US8543960B1Power and timing optimization for an integrated circuit by voltage modification across various ranges of temperaturesBICKFORD JEANNE P·Filed 2012·Granted Sep 24, 2013·10 cites·16 claims
- 0693US7620921B2IC chip at-functional-speed testing with process coverage evaluationIBM·Filed 2007·Granted Nov 17, 2009·33 cites·30 claims
- 0792US10222852B2Voltage and frequency balancing at nominal pointIBM·Filed 2018·Granted Mar 5, 2019·6 cites·1 claims
- 0892US9519747B1Dynamic and adaptive timing sensitivity during static timing analysis using look-up tableGLOBALFOUNDRIES INC·Filed 2015·Granted Dec 13, 2016·10 cites·20 claims
- 0992US9501609B1Selection of corners and/or margins using statistical static timing analysis of an integrated circuitIBM·Filed 2015·Granted Nov 22, 2016·10 cites·15 claims
- 1092US9495497B1Dynamic voltage frequency scalingIBM·Filed 2015·Granted Nov 15, 2016·10 cites·20 claims
- 1192US9269407B1System and method for managing circuit performance and power consumption by selectively adjusting supply voltage over timeIBM·Filed 2015·Granted Feb 23, 2016·14 cites·20 claims
- 1292US8839167B1Reducing runtime and memory requirements of static timing analysisIBM·Filed 2013·Granted Sep 16, 2014·18 cites·19 claims
- 1392US7089143B2Method and system for evaluating timing in an integrated circuitIBM·Filed 2004·Granted Aug 8, 2006·41 cites·19 claims
- 1491US10037402B1Parameter collapsing and corner reduction in an integrated circuitIBM·Filed 2017·Granted Jul 31, 2018·5 cites·1 claims
- 1591US8856709B2Systems and methods for correlated parameters in statistical static timing analysisIBM·Filed 2013·Granted Oct 7, 2014·12 cites·16 claims
- 1691US7181711B2Prioritizing of nets for coupled noise analysisIBM·Filed 2005·Granted Feb 20, 2007·28 cites·20 claims
- 1790US10049570B2Controlling right-of-way for priority vehiclesGLOBALFOUNDRIES INC·Filed 2015·Granted Aug 14, 2018·8 cites·15 claims
- 1890US7555740B2Method and system for evaluating statistical sensitivity credit in path-based hybrid multi-corner static timing analysisIBM·Filed 2007·Granted Jun 30, 2009·25 cites·22 claims
- 1989US7444608B2Method and system for evaluating timing in an integrated circuitIBM·Filed 2006·Granted Oct 28, 2008·13 cites·11 claims
- 2088US10346569B2Multi-sided variations for creating integrated circuitsIBM·Filed 2017·Granted Jul 9, 2019·4 cites·1 claims
- 2188US9619609B1Integrated circuit chip design methods and systems using process window-aware timing analysisGLOBALFOUNDRIES INC·Filed 2015·Granted Apr 11, 2017·6 cites·20 claims
- 2287US10013516B2Selection of corners and/or margins using statistical static timing analysis of an integrated circuitIBM·Filed 2016·Granted Jul 3, 2018·4 cites·18 claims
- 2387US8141012B2Timing closure on multiple selective corners in a single statistical timing runBUCK NATHAN C·Filed 2009·Granted Mar 20, 2012·18 cites·22 claims
- 2486US8413095B1Statistical single library including on chip variation for rapid timing and power analysisDUBUQUE JOHN P·Filed 2012·Granted Apr 2, 2013·19 cites·5 claims
- 2586US7716616B2Slack sensitivity to parameter variation based timing analysisIBM·Filed 2007·Granted May 11, 2010·12 cites·25 claims
- 2685US8769452B2Parasitic extraction in an integrated circuit with multi-patterning requirementsIBM·Filed 2012·Granted Jul 1, 2014·7 cites·10 claims
- 2785US8707233B2Systems and methods for correlated parameters in statistical static timing analysisFOREMAN ERIC A·Filed 2011·Granted Apr 22, 2014·7 cites·16 claims
- 2885US8468483B2Method, system and program storage device for performing a parameterized statistical static timing analysis (SSTA) of an integrated circuit taking into account setup and hold margin interdependenceBUCK NATHAN C·Filed 2011·Granted Jun 18, 2013·9 cites·20 claims
- 2985US7784003B2Estimation of process variation impact of slack in multi-corner path-based static timing analysisIBM·Filed 2007·Granted Aug 24, 2010·17 cites·20 claims
- 3084US10393532B2Emergency responsive navigationIBM·Filed 2015·Granted Aug 27, 2019·5 cites·20 claims
- 3184US8949765B2Modeling multi-patterning variability with statistical timingIBM·Filed 2013·Granted Feb 3, 2015·5 cites·7 claims
- 3283US9552447B2Systems and methods for controlling integrated circuit chip temperature using timing closure-based adaptive frequency scalingGLOBALFOUNDRIES INC·Filed 2015·Granted Jan 24, 2017·4 cites·19 claims
- 3383US8850378B2Hierarchical design of integrated circuits with multi-patterning requirementsIBM·Filed 2012·Granted Sep 30, 2014·6 cites·12 claims
- 3483US8832625B2Systems and methods for correlated parameters in statistical static timing analysisIBM·Filed 2013·Granted Sep 9, 2014·5 cites·18 claims
- 3583US8141014B2System and method for common history pessimism relief during static timing analysisFOREMAN ERIC A·Filed 2009·Granted Mar 20, 2012·12 cites·23 claims
- 3681US7401307B2Slack sensitivity to parameter variation based timing analysisIBM·Filed 2004·Granted Jul 15, 2008·24 cites·9 claims
- 3780US9157956B2Adaptive power control using timing canonicalsBICKFORD JEANNE P·Filed 2012·Granted Oct 13, 2015·4 cites·24 claims
- 3880US8850380B2Selective voltage binning within a three-dimensional integrated chip stackIBM·Filed 2013·Granted Sep 30, 2014·5 cites·8 claims
- 3980US8806402B2Modeling multi-patterning variability with statistical timingIBM·Filed 2012·Granted Aug 12, 2014·4 cites·11 claims
- 4079US8560989B2Statistical clock cycle computationBUCK NATHAN·Filed 2011·Granted Oct 15, 2013·6 cites·20 claims
- 4179US7681157B2Variable threshold system and method for multi-corner static timing analysisIBM·Filed 2007·Granted Mar 16, 2010·10 cites·15 claims
- 4278US9430603B1Scaling voltages in relation to die locationIBM·Filed 2015·Granted Aug 30, 2016·2 cites·17 claims
- 4378US7873926B2Methods for practical worst test definition and debug during block based statistical static timing analysisIBM·Filed 2008·Granted Jan 18, 2011·9 cites·2 claims
- 4477US11720732B2Determining a blended timing constraint that satisfies multiple timing constraints and user-selected specificationsIBM·Filed 2021·Granted Aug 8, 2023·1 cites·20 claims
- 4577US8768679B2System and method for efficient modeling of NPskew effects on static timing testsBUCK NATHAN C·Filed 2010·Granted Jul 1, 2014·5 cites·21 claims
- 4676US10216252B2Voltage and frequency balancing at nominal pointIBM·Filed 2018·Granted Feb 26, 2019·1 cites·1 claims
- 4776US7886246B2Methods for identifying failing timing requirements in a digital designIBM·Filed 2008·Granted Feb 8, 2011·7 cites·10 claims
- 4875US8108816B2Device history based delay variation adjustment during static timing analysisFOREMAN ERIC A·Filed 2009·Granted Jan 31, 2012·7 cites·20 claims
- 4975US7870525B2Slack sensitivity to parameter variation based timing analysisIBM·Filed 2008·Granted Jan 11, 2011·5 cites·20 claims
- 5074US10409938B2Method of parameter creationIBM·Filed 2017·Granted Sep 10, 2019·1 cites·20 claims
Showing the top 50 of 98 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Eric A. Foreman files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →