Inventor · disambiguated record
Jerry R. Burch
Also filed as: BURCH JERRY · BURCH JERRY R
5 granted patents·142 citations·filing 1998–2008
83Inventor score
Technology areasG06F
Top patents by PatentIndex Score
5 records- 0194US7904867B2Integrating a boolean SAT solver into a routerSYNOPSYS INC·Filed 2007·Granted Mar 8, 2011·53 cites·26 claims
- 0278US7389479B2Formally proving the functional equivalence of pipelined designs containing memoriesSYNOPSYS INC·Filed 2006·Granted Jun 17, 2008·8 cites·20 claims
- 0377US7836414B2Formally proving the functional equivalence of pipelined designs containing memoriesSYNOPSYS INC·Filed 2008·Granted Nov 16, 2010·7 cites·20 claims
- 0464US6308299B1Method and system for combinational verification having tight integration of verification techniquesCADENCE DESIGN SYSTEMS INC·Filed 1998·Granted Oct 23, 2001·48 cites·30 claims
- 0551US6247163B1Method and system of latch mapping for combinational equivalence checkingCADENCE DESIGN SYSTEMS INC·Filed 1998·Granted Jun 12, 2001·26 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Jerry R. Burch files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →