Inventor · disambiguated record
John E. Turner
Also filed as: TURNER JOHN · TURNER JOHN E · TURNER JOHN EDWARD · TURNER JR JOHN E
70 granted patents·1 pending application·3,102 citations·filing 1979–2016
99Inventor score
Files withALTERA CORP49LATTICE SEMICONDUCTOR CORP8HEWLETT PACKARD CO5ADVANCED MICRO DEVICES INC2CYRIX CORP2
Top patents by PatentIndex Score
71 records- 0199US5949710AProgrammable interconnect junctionALTERA CORP·Filed 1996·Granted Sep 7, 1999·191 cites·48 claims
- 0299US5371422AProgrammable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnections between logic elementsALTERA CORP·Filed 1993·Granted Dec 6, 1994·302 cites·32 claims
- 0399US4761768AProgrammable logic deviceLATTICE SEMICONDUCTOR CORP·Filed 1985·Granted Aug 2, 1988·268 cites·25 claims
- 0498US4879688AIn-system programmable logic deviceLATTICE SEMICONDUCTOR CORP·Filed 1986·Granted Nov 7, 1989·165 cites·42 claims
- 0597US6604228B1Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditionsALTERA CORP·Filed 2000·Granted Aug 5, 2003·81 cites·53 claims
- 0697US4766569AProgrammable logic arrayLATTICE SEMICONDUCTOR CORP·Filed 1986·Granted Aug 23, 1988·140 cites·15 claims
- 0796US5272368AComplementary low power non-volatile reconfigurable EEcellALTERA CORP·Filed 1991·Granted Dec 21, 1993·141 cites·15 claims
- 0896US4896296AProgrammable logic device configurable input/output cellLATTICE SEMICONDUCTOR CORP·Filed 1988·Granted Jan 23, 1990·103 cites·14 claims
- 0996US4855954AIn-system programmable logic device with four dedicated terminalsLATTICE SEMICONDUCTOR CORP·Filed 1988·Granted Aug 8, 1989·98 cites·4 claims
- 1095US6724222B2Programmable logic with lower internal voltage circuitryALTERA CORP·Filed 2003·Granted Apr 20, 2004·41 cites·23 claims
- 1194US6147511AOvervoltage-tolerant interface for integrated circuitsALTERA CORP·Filed 1997·Granted Nov 14, 2000·60 cites·60 claims
- 1294US6025737ACircuitry for a low internal voltage integrated circuitALTERA CORP·Filed 1997·Granted Feb 15, 2000·102 cites·129 claims
- 1393US6433585B1Overvoltage-tolerant interface for integrated circuitsALTERA CORP·Filed 1999·Granted Aug 13, 2002·49 cites·40 claims
- 1491US6583646B1Overvoltage-tolerant interface for integrated circuitsALTERA CORP·Filed 2001·Granted Jun 24, 2003·27 cites·21 claims
- 1591US6252422B1Overvoltage-tolerant interface for intergrated circuitsALTERA CORP·Filed 1999·Granted Jun 26, 2001·41 cites·59 claims
- 1690US6661253B1Passgate structures for use in low-voltage applicationsALTERA CORP·Filed 2001·Granted Dec 9, 2003·29 cites·20 claims
- 1790US4300097AInduction balance metal detector with ferrous and non-ferrous metal identificationTECHNA INC·Filed 1979·Granted Nov 10, 1981·52 cites·5 claims
- 1889US6175952B1Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditionsALTERA CORP·Filed 1997·Granted Jan 16, 2001·56 cites·21 claims
- 1989US6118302AInterface for low-voltage semiconductor devicesALTERA CORP·Filed 1997·Granted Sep 12, 2000·36 cites·40 claims
- 2088US7227918B2Clock data recovery circuitry associated with programmable logic device circuitryALTERA CORP·Filed 2001·Granted Jun 5, 2007·62 cites·138 claims
- 2188US6344758B1Interface for low-voltage semiconductor devicesALTERA CORP·Filed 1999·Granted Feb 5, 2002·33 cites·32 claims
- 2288US6342794B1Interface for low-voltage semiconductor devicesALTERA CORP·Filed 2000·Granted Jan 29, 2002·20 cites·35 claims
- 2387US6472903B1Programmable logic device input/output architecture with power bus segmentation for multiple I/O standardsALTERA CORP·Filed 1999·Granted Oct 29, 2002·47 cites·26 claims
- 2487US6377069B1Programmable logic device input/output architecture with power bus segmentation for multiple I/O standardsALTERA CORP·Filed 2001·Granted Apr 23, 2002·28 cites·23 claims
- 2587US5945870AVoltage ramp rate control circuitALTERA CORP·Filed 1997·Granted Aug 31, 1999·98 cites·20 claims
- 2686US6876572B2Programmable logic devices with stabilized configuration cells for reduced soft error ratesALTERA CORP·Filed 2003·Granted Apr 5, 2005·40 cites·22 claims
- 2786US6781409B2Apparatus and methods for silicon-on-insulator transistors in programmable logic devicesALTERA CORP·Filed 2002·Granted Aug 24, 2004·40 cites·14 claims
- 2884US5521583AMetal detection systemRANGER SECURITY DETECTORS INC·Filed 1994·Granted May 28, 1996·52 cites·18 claims
- 2983US7088606B2Dynamic RAM storage techniquesALTERA CORP·Filed 2004·Granted Aug 8, 2006·30 cites·26 claims
- 3082US7684532B2Clock data recovery circuitry associated with programmable logic device circuitryALTERA CORP·Filed 2007·Granted Mar 23, 2010·9 cites·22 claims
- 3182US6563343B1Circuitry for a low internal voltageALTERA CORP·Filed 2002·Granted May 13, 2003·14 cites·8 claims
- 3280US4887239AOne-time programmable data security system for programmable logic deviceLATTICE SEMICONDUCTOR CORP·Filed 1986·Granted Dec 12, 1989·27 cites·16 claims
- 3379US5680103AMetal detection systemRANGER SECURITY DETECTORS INC·Filed 1996·Granted Oct 21, 1997·42 cites·15 claims
- 3478US5318924ANitridation of titanium-tungsten interconnectsHEWLETT PACKARD CO·Filed 1993·Granted Jun 7, 1994·69 cites·8 claims
- 3576US7277316B2Dynamic RAM storage techniquesALTERA CORP·Filed 2006·Granted Oct 2, 2007·8 cites·18 claims
- 3676USD295058SDart gunTURNER JR JOHN E·Filed 1986·Granted Apr 5, 1988·16 cites·1 claims
- 3775US6335635B1Programmable reticle stitchingALTERA CORP·Filed 2000·Granted Jan 1, 2002·13 cites·4 claims
- 3875US4833646AProgrammable logic device with limited sense currents and noise reductionLATTICE SEMICONDUCTOR CORP·Filed 1985·Granted May 23, 1989·21 cites·26 claims
- 3974US6255850B1Integrated circuit with both clamp protection and high impedance protection from input overshootALTERA CORP·Filed 1998·Granted Jul 3, 2001·30 cites·43 claims
- 4073US7333570B2Clock data recovery circuitry associated with programmable logic device circuitryALTERA CORP·Filed 2003·Granted Feb 19, 2008·17 cites·17 claims
- 4173US6629311B1Apparatus and method for configuring a programmable logic device with a configuration controller operating as an interface to a configuration memoryALTERA CORP·Filed 2000·Granted Sep 30, 2003·28 cites·28 claims
- 4273US6122209AMethod of margin testing programmable interconnect cellALTERA CORP·Filed 1999·Granted Sep 19, 2000·18 cites·15 claims
- 4372US7465971B2Integrated circuit structures for increasing resistance to single event upsetALTERA CORP·Filed 2007·Granted Dec 16, 2008·4 cites·13 claims
- 4472US5220533AMethod and apparatus for preventing overerasure in a flash cellALTERA CORP·Filed 1991·Granted Jun 15, 1993·32 cites·20 claims
- 4571US7602634B2Dynamic RAM storage techniquesALTERA CORP·Filed 2007·Granted Oct 13, 2009·6 cites·28 claims
- 4671US4852044AProgrammable data security circuit for programmable logic deviceLATTICE SEMICONDUCTOR CORP·Filed 1988·Granted Jul 25, 1989·19 cites·16 claims
- 4770US6952114B2Apparatus and methods for silicon-on-insulator transistors in programmable logic devicesALTERA CORP·Filed 2004·Granted Oct 4, 2005·14 cites·31 claims
- 4868US7800405B2Passgate structures for use in low-voltage applicationsALTERA CORP·Filed 2009·Granted Sep 21, 2010·3 cites·12 claims
- 4967US5905675ABiasing scheme for reducing stress and improving reliability in EEPROM cellsALTERA CORP·Filed 1997·Granted May 18, 1999·26 cites·19 claims
- 5067US5568067AConfigurable XNOR/XOR elementCYRIX CORP·Filed 1995·Granted Oct 22, 1996·23 cites·8 claims
Showing the top 50 of 71 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when John E. Turner files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →