Inventor · disambiguated record
Ker-Min Chen
Also filed as: CHEN KER-MIN
33 granted patents·2 pending applications·439 citations·filing 1992–2020
97Inventor score
Top patents by PatentIndex Score
35 records- 0196US7330702B2Method and apparatus for inter-chip wireless communicationTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Feb 12, 2008·89 cites·20 claims
- 0291US7151400B2Boost-biased level shifterTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Dec 19, 2006·51 cites·11 claims
- 0388US7594198B2Ultra fine pitch I/O design for microchipsTAIWAN SEMICONDUCTOR MFG·Filed 2007·Granted Sep 22, 2009·17 cites·20 claims
- 0488US7221551B2Cascaded gate-driven ESD clampTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted May 22, 2007·51 cites·18 claims
- 0585US7221183B2Tie-high and tie-low circuitTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted May 22, 2007·12 cites·19 claims
- 0684US7362136B2Dual voltage single gate oxide I/O circuit with high voltage stress toleranceTAIWAN SEMICONDUCTOR MFG·Filed 2006·Granted Apr 22, 2008·13 cites·11 claims
- 0783US7795939B2Method and system for setup/hold characterization in sequential cellsTAIWAN SEMICONDUCTOR MFG·Filed 2008·Granted Sep 14, 2010·12 cites·20 claims
- 0883US7173472B2Input buffer structure with single gate oxideTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Feb 6, 2007·27 cites·23 claims
- 0982US6306745B1Chip-area-efficient pattern and method of hierarchal power routingTAIWAN SEMICONDUCTOR MFG·Filed 2000·Granted Oct 23, 2001·32 cites·12 claims
- 1080US7417837B2ESD protection system for multi-power domain circuitryTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Aug 26, 2008·9 cites·16 claims
- 1179US7557413B2Serpentine ballasting resistors for multi-finger ESD protection deviceTAIWAN SEMICONDUCTOR MFG·Filed 2006·Granted Jul 7, 2009·8 cites·20 claims
- 1278US7151391B2Integrated circuit for level-shifting voltage levelsTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Dec 19, 2006·20 cites·14 claims
- 1376US7193441B2Single gate oxide I/O buffer with improved under-drive featureTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Mar 20, 2007·18 cites·33 claims
- 1475US7071561B2Semiconductor device and method of manufacture thereof with two or more bond pad connections for each input/output cellTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Jul 4, 2006·17 cites·13 claims
- 1574US7884643B2Low leakage voltage level shifting circuitTAIWAN SEMICONDUCTOR MFG·Filed 2009·Granted Feb 8, 2011·7 cites·18 claims
- 1674US7420789B2ESD protection system for multi-power domain circuitryTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Sep 2, 2008·6 cites·10 claims
- 1773US7248076B2Dual-voltage three-state buffer circuit with simplified tri-state level shifterTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Jul 24, 2007·7 cites·19 claims
- 1870US7865852B2Method for automatically routing multi-voltage multi-pitch metal linesTAIWAN SEMICONDUCTOR MFG·Filed 2007·Granted Jan 4, 2011·5 cites·13 claims
- 1968US7168021B2Built-in test circuit for an integrated circuit deviceTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Jan 23, 2007·5 cites·18 claims
- 2065US7649214B2ESD protection system for multiple-domain integrated circuitsTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Jan 19, 2010·3 cites·15 claims
- 2162US7295052B2Regenerative power-on control circuitTAIWAN SEMICONDUCTOR MFG·Filed 2005·Granted Nov 13, 2007·4 cites·22 claims
- 2260US6563353B2Circuit to eliminate bus contention at chip power upTAIWAN SEMICONDUCTOR MFG·Filed 2002·Granted May 13, 2003·9 cites·8 claims
- 2359US6479845B2Pattern for routing power and ground for an integrated circuit chipTAIWAN SEMICONDUCTOR MFG·Filed 2001·Granted Nov 12, 2002·8 cites·5 claims
- 2458US8492795B1Integrated circuit having input/output cell array having single gate orientationCHEN KER-MIN·Filed 2012·Granted Jul 23, 2013·1 cites·20 claims
- 2554US7062740B2System and method for reducing design cycle time for designing input/output cellsTAIWAN SEMICONDUCTOR MFG·Filed 2003·Granted Jun 13, 2006·3 cites·28 claims
- 2651US7142017B2High-voltage-tolerant feedback coupled I/O bufferTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Nov 28, 2006·5 cites·19 claims
- 2750US7714362B2Semiconductor device with two or more bond pad connections for each input/output cell and method of manufacture thereofTAIWAN SEMICONDUCTOR MFG·Filed 2006·Granted May 11, 2010·0 cites·15 claims
- 2849US7500214B2System and method for reducing design cycle time for designing input/output cellsTAIWAN SEMICONDUCTOR MFG·Filed 2006·Granted Mar 3, 2009·0 cites·20 claims
- 2947US11615494B2Intellectual property recommending method and systemTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Mar 28, 2023·0 cites·20 claims
- 3046US8501622B2Semiconductor device with two or more bond pad connections for each input/output cell and method of manufacture thereofCHEN KER-MIN·Filed 2010·Granted Aug 6, 2013·0 cites·15 claims
- 3146US2010013109A1Fine pitch bond pad structureTAIWAN SEMICONDUCTOR MFG·Filed 2008·Application pending·0 cites
- 3243US2005097403A1USB interface and testing method thereofFiled 2003·Application pending·0 cites
- 3333US8943453B2Automatic application-rule checkerCHEN KER-MIN·Filed 2010·Granted Jan 27, 2015·0 cites·22 claims
- 3430US7274544B2Gate-coupled ESD protection circuit for high voltage tolerant I/OTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Sep 25, 2007·0 cites·22 claims
- 3530USRE34768EHydantoin or barbituric acid-extended epoxy resin compositionIND TECH RES INST·Filed 1992·Granted Oct 25, 1994·0 cites·1 claims
Join the waitlist — get patent alerts
Get an alert when Ker-Min Chen files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →