Inventor · disambiguated record
Louis C. Parrillo
Also filed as: PARRILLO LOUIS · PARRILLO LOUIS C
34 granted patents·2 pending applications·2,404 citations·filing 1982–2020
98Inventor score
Files withMOTOROLA INC16AT & T BELL LAB5UNITY SEMICONDUCTOR CORP4AMERICAN TELEPHONE & TELEGRAPH3BELL TELEPHONE LABOR INC2
Top patents by PatentIndex Score
36 records- 0199US5442553AWireless motor vehicle diagnostic and software upgrade systemMOTOROLA INC·Filed 1992·Granted Aug 15, 1995·864 cites·15 claims
- 0298US4753898ALDD CMOS processMOTOROLA INC·Filed 1987·Granted Jun 28, 1988·311 cites·14 claims
- 0394US4951100AHot electron collector for a LDD transistorMOTOROLA INC·Filed 1989·Granted Aug 21, 1990·102 cites·14 claims
- 0491US9029827B2Planar resistive memory integrationUNITY SEMICONDUCTOR CORP·Filed 2013·Granted May 12, 2015·9 cites·23 claims
- 0591US4717683ACMOS processMOTOROLA INC·Filed 1986·Granted Jan 5, 1988·120 cites·10 claims
- 0689US8610099B2Planar resistive memory integrationVEREEN LIDIA·Filed 2012·Granted Dec 17, 2013·13 cites·23 claims
- 0789US5442235ASemiconductor device having an improved metal interconnect structureMOTOROLA INC·Filed 1993·Granted Aug 15, 1995·98 cites·15 claims
- 0889US4435895AProcess for forming complementary integrated circuit devicesBELL TELEPHONE LABOR INC·Filed 1982·Granted Mar 13, 1984·85 cites·13 claims
- 0989US4435896AMethod for fabricating complementary field effect transistor devicesBELL TELEPHONE LABOR INC·Filed 1983·Granted Mar 13, 1984·77 cites·14 claims
- 1087US9419217B2Vertical cross-point memory arraysVEREEN LIDIA·Filed 2012·Granted Aug 16, 2016·9 cites·17 claims
- 1187US5527739AProcess for fabricating a semiconductor device having an improved metal interconnect structureMOTOROLA INC·Filed 1995·Granted Jun 18, 1996·84 cites·12 claims
- 1287US4745086ARemovable sidewall spacer for lightly doped drain formation using one mask level and differential oxidationMOTOROLA INC·Filed 1987·Granted May 17, 1988·86 cites·10 claims
- 1387US4623912ANitrided silicon dioxide layers for semiconductor integrated circuitsAT & T BELL LAB·Filed 1984·Granted Nov 18, 1986·66 cites·11 claims
- 1483US4929565AHigh/low doping profile for twin well processMOTOROLA INC·Filed 1989·Granted May 29, 1990·42 cites·5 claims
- 1581US4686552AIntegrated circuit trench cellMOTOROLA INC·Filed 1986·Granted Aug 11, 1987·40 cites·13 claims
- 1680US10529778B2Vertical cross-point memory arraysUNITY SEMICONDUCTOR CORP·Filed 2018·Granted Jan 7, 2020·2 cites·20 claims
- 1780US4766090AMethods for fabricating latchup-preventing CMOS deviceAMERICAN TELEPHONE & TELEGRAPH·Filed 1986·Granted Aug 23, 1988·56 cites·3 claims
- 1877US9549624B2Systems and methods for a frame hanging devicePARRILLO LOUIS C·Filed 2015·Granted Jan 24, 2017·3 cites·10 claims
- 1976US4554726ACMOS Integrated circuit technology utilizing dual implantation of slow and fast diffusing donor ions to form the n-wellAT & T BELL LAB·Filed 1984·Granted Nov 26, 1985·39 cites·9 claims
- 2073US4762802AMethod for preventing latchup in CMOS devicesAMERICAN TELEPHONE & TELEGRAPH·Filed 1987·Granted Aug 9, 1988·39 cites·9 claims
- 2171US4569722AEthylene glycol etch for processes using metal silicidesAT & T BELL LAB·Filed 1984·Granted Feb 11, 1986·29 cites·7 claims
- 2270US10050086B2Vertical cross-point memory arraysUNITY SEMICONDUCTOR CORP·Filed 2016·Granted Aug 14, 2018·1 cites·20 claims
- 2369US4889825AHigh/low doping profile for twin well processMOTOROLA INC·Filed 1988·Granted Dec 26, 1989·26 cites·4 claims
- 2469US4722909ARemovable sidewall spacer for lightly doped drain formation using two mask levelsMOTOROLA INC·Filed 1985·Granted Feb 2, 1988·38 cites·6 claims
- 2565US4808543AWell Extensions for trench devicesMOTOROLA INC·Filed 1986·Granted Feb 28, 1989·33 cites·8 claims
- 2665US4808555AMultiple step formation of conductive material layersMOTOROLA INC·Filed 1986·Granted Feb 28, 1989·23 cites·7 claims
- 2765US2020258940A1Vertical cross-point memory arraysUNITY SEMICONDUCTOR CORP·Filed 2020·Application pending·0 cites
- 2858US4769747AIlluminated paper cutterAPPLIED INGENUITY INC·Filed 1987·Granted Sep 6, 1988·17 cites·19 claims
- 2957US10448763B2Systems and methods for a frame hanging devicePARRILLO LOUIS C·Filed 2016·Granted Oct 22, 2019·0 cites·20 claims
- 3057US4656730AMethod for fabricating CMOS devicesAMERICAN TELEPHONE & TELEGRAPH·Filed 1984·Granted Apr 14, 1987·19 cites·11 claims
- 3154US4812418AMicron and submicron patterning without using a lithographic mask having submicron dimensionsMOTOROLA INC·Filed 1987·Granted Mar 14, 1989·24 cites·11 claims
- 3249US4647957ALatchup-preventing CMOS deviceAT & T BELL LAB·Filed 1986·Granted Mar 3, 1987·17 cites·11 claims
- 3346US4801555ADouble-implant process for forming graded source/drain regionsMOTOROLA INC·Filed 1987·Granted Jan 31, 1989·15 cites·3 claims
- 3439US4646123ALatchup-preventing CMOS deviceAT & T BELL LAB·Filed 1986·Granted Feb 24, 1987·8 cites·12 claims
- 3539US2013082228A1Memory Device Using Multiple Tunnel Oxide LayersPARRILLO LOUIS·Filed 2011·Application pending·0 cites
- 3633US5208168ASemiconductor device having punch-through protected buried contacts and method for making the sameMOTOROLA INC·Filed 1990·Granted May 4, 1993·9 cites·9 claims
Join the waitlist — get patent alerts
Get an alert when Louis C. Parrillo files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →