Inventor · disambiguated record
Paras Mal Jain
Also filed as: JAIN PARAS · JAIN PARAS MAL
19 granted patents·5 pending applications·79 citations·filing 2011–2025
92Inventor score
Top patents by PatentIndex Score
24 records- 0193US11467851B1Machine learning (ML)-based static verification for derived hardware-design elementsSYNOPSYS INC·Filed 2020·Granted Oct 11, 2022·3 cites·20 claims
- 0293US9420607B1System and method for handling stray session requests in a network environmentCISCO TECH INC·Filed 2014·Granted Aug 16, 2016·15 cites·20 claims
- 0390US8448111B2System and method for metastability verification of circuits of an integrated circuitMNEIMNEH MAHER·Filed 2011·Granted May 21, 2013·30 cites·10 claims
- 0482US8856706B2System and method for metastability verification of circuits of an integrated circuitATRENTA INC·Filed 2013·Granted Oct 7, 2014·7 cites·26 claims
- 0580US10356830B2System and method to facilitate stateless serving gateway operations in a network environmentCISCO TECH INC·Filed 2017·Granted Jul 16, 2019·6 cites·16 claims
- 0678US10387605B2System and method for managing and composing verification enginesSYNOPSYS INC·Filed 2015·Granted Aug 20, 2019·4 cites·21 claims
- 0778US9674764B2System and method for providing Internet protocol flow mobility in a network environmentCISCO TECH INC·Filed 2014·Granted Jun 6, 2017·4 cites·18 claims
- 0877US11347917B2Determining and verifying metastability in clock domain crossingsSYNOPSYS INC·Filed 2021·Granted May 31, 2022·1 cites·20 claims
- 0976US9635686B2System and method for providing internet protocol flow mobility in a network environmentCISCO TECH INC·Filed 2014·Granted Apr 25, 2017·4 cites·18 claims
- 1072US8607173B2Hierarchical bottom-up clock domain crossing verificationSARWARY MOHAMED SHAKER·Filed 2012·Granted Dec 10, 2013·4 cites·12 claims
- 1166US9936438B2System and method for handling stray session requests in a network environmentCISCO TECH INC·Filed 2016·Granted Apr 3, 2018·1 cites·20 claims
- 1265US12475231B1Hardware security checks in static verification of integrated circuit designsSYNOPSYS INC·Filed 2024·Granted Nov 18, 2025·0 cites·20 claims
- 1363US2025335627A1Method and system for secure data transmissionMOENGAGE INC·Filed 2025·Application pending·0 cites
- 1462US12306989B2Method and system for secure data transmissionMOENGAGE INC·Filed 2024·Granted May 20, 2025·0 cites·16 claims
- 1560US12026202B2Memory optimization for storing objects in nested hash maps used in electronic design automation systemsSYNOPSYS INC·Filed 2022·Granted Jul 2, 2024·0 cites·17 claims
- 1651US11403450B2Convergence centric coverage for clock domain crossing (CDC) jitter in simulationSYNOPSYS INC·Filed 2020·Granted Aug 2, 2022·0 cites·20 claims
- 1750US11907631B2Reset domain crossing detection and simulationSYNOPSYS INC·Filed 2021·Granted Feb 20, 2024·0 cites·19 claims
- 1849US2024086602A1Clock relationship based re-convergence analysisSYNOPSYS INC·Filed 2023·Application pending·0 cites
- 1946US11087059B2Clock domain crossing verification of integrated circuit design using parameter inferenceSYNOPSYS INC·Filed 2020·Granted Aug 10, 2021·0 cites·19 claims
- 2045US12481812B1Multi-machine version independent hierarchical verificationSYNOPSYS INC·Filed 2022·Granted Nov 25, 2025·0 cites·20 claims
- 2143US9801227B2Systems and methods for implementing bearer call-back servicesCISCO TECH INC·Filed 2014·Granted Oct 24, 2017·0 cites·18 claims
- 2243US2014282322A1System and method for filtration of error reports respective of static and quasi-static signals within an integrated circuit designATRENTA INC·Filed 2013·Application pending·0 cites
- 2339US2024046014A1Process to relay knowledge and guide synthesis alongside early detection of logic optimizationsSYNOPSYS INC·Filed 2022·Application pending·0 cites
- 2437US2024320406A1Identifying rtl code that can be a source of verification complexity for downstream equivalence checkers and generating recommendations to improve runtime of equivalence checkersSYNOPSYS INC·Filed 2023·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Paras Mal Jain files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →