Inventor · disambiguated record
Steven Teig
Also filed as: TEIG STEVEN · TEIG STEVEN L
446 granted patents·33 pending applications·8,511 citations·filing 1991–2025
99Inventor score
Top patents by PatentIndex Score
479 records- 0199US11557516B23D chip with shared clock distribution networkADEIA SEMICONDUCTOR INC·Filed 2020·Granted Jan 17, 2023·7 cites·22 claims
- 0299US11176450B2Three dimensional circuit implementing machine trained networkXCELSIS CORP·Filed 2017·Granted Nov 16, 2021·144 cites·26 claims
- 0399US10950547B2Stacked IC structure with system level wiring on multiple sides of the IC dieXCELSIS CORP·Filed 2020·Granted Mar 16, 2021·145 cites·19 claims
- 0499US10886177B23D chip with shared clock distribution networkXCELSIS CORP·Filed 2020·Granted Jan 5, 2021·148 cites·20 claims
- 0599US10762420B2Self repairing neural networkXCELSIS CORP·Filed 2017·Granted Sep 1, 2020·30 cites·16 claims
- 0699US10672663B23D chip sharing power circuitXCELSIS CORP·Filed 2018·Granted Jun 2, 2020·25 cites·24 claims
- 0799US10580757B2Face-to-face mounted IC dies with orthogonal top interconnect layersXCELSIS CORP·Filed 2018·Granted Mar 3, 2020·25 cites·20 claims
- 0899US7948266B2Non-sequentially configurable ICTABULA INC·Filed 2010·Granted May 24, 2011·64 cites·21 claims
- 0999US7342415B2Configurable IC with interconnect circuits that also perform storage operationsTABULA INC·Filed 2005·Granted Mar 11, 2008·264 cites·36 claims
- 1099US7224182B1Hybrid configurable circuit for a configurable ICHUTCHINGS BRAD·Filed 2005·Granted May 29, 2007·140 cites·27 claims
- 1198US11916076B2Device disaggregation for improved performanceADEIA SEMICONDUCTOR INC·Filed 2020·Granted Feb 27, 2024·12 cites·32 claims
- 1298US11610154B1Preventing overfitting of hyperparameters during training of networkPERCEIVE CORP·Filed 2020·Granted Mar 21, 2023·22 cites·18 claims
- 1398US11250326B1Splitting neural network filters for implementation by neural network inference circuitPERCEIVE CORP·Filed 2018·Granted Feb 15, 2022·50 cites·22 claims
- 1498US11170289B1Computation of neural network node by neural network inference circuitPERCEIVE CORP·Filed 2018·Granted Nov 9, 2021·28 cites·20 claims
- 1598US10740434B1Reduced dot product computation circuitPERCEIVE CORP·Filed 2018·Granted Aug 11, 2020·34 cites·21 claims
- 1698US10719762B2Three dimensional chip structure implementing machine trained networkXCELSIS CORP·Filed 2017·Granted Jul 21, 2020·20 cites·21 claims
- 1798US10672744B23D compute circuit with high density Z-axis interconnectsXCELSIS CORP·Filed 2018·Granted Jun 2, 2020·27 cites·20 claims
- 1898US10672745B23D processorXCELSIS CORP·Filed 2018·Granted Jun 2, 2020·25 cites·20 claims
- 1998US10672743B23D Compute circuit with high density z-axis interconnectsXCELSIS CORP·Filed 2018·Granted Jun 2, 2020·23 cites·23 claims
- 2098US10607136B2Time borrowing between layers of a three dimensional chip stackXCELSIS CORP·Filed 2017·Granted Mar 31, 2020·21 cites·22 claims
- 2198US10600691B23D chip sharing power interconnect layerXCELSIS CORP·Filed 2018·Granted Mar 24, 2020·24 cites·24 claims
- 2298US10600735B23D chip sharing data busXCELSIS CORP·Filed 2018·Granted Mar 24, 2020·21 cites·21 claims
- 2398US10592732B1Probabilistic loss function for training network with tripletsPERCEIVE CORP·Filed 2018·Granted Mar 17, 2020·40 cites·17 claims
- 2498US10586786B23D chip sharing clock interconnect layerXCELSIS CORP·Filed 2018·Granted Mar 10, 2020·22 cites·24 claims
- 2598US10580735B2Stacked IC structure with system level wiring on multiple sides of the IC dieXCELSIS CORP·Filed 2018·Granted Mar 3, 2020·21 cites·20 claims
- 2698US10522352B2Direct-bonded native interconnects and active base dieXCELSIS CORP·Filed 2017·Granted Dec 31, 2019·20 cites·23 claims
- 2798US10453220B1Machine-trained network for misalignment-insensitive depth perceptionPERCEIVE CORP·Filed 2018·Granted Oct 22, 2019·43 cites·20 claims
- 2898US7898291B2Operational time extensionTABULA INC·Filed 2009·Granted Mar 1, 2011·36 cites·19 claims
- 2998US7788478B2Accessing multiple user states concurrently in a configurable ICTABULA INC·Filed 2006·Granted Aug 31, 2010·34 cites·24 claims
- 3098US7667486B2Non-sequentially configurable ICTABULA INC·Filed 2006·Granted Feb 23, 2010·38 cites·15 claims
- 3198US7595655B2Retrieving data from a configurable ICTABULA INC·Filed 2007·Granted Sep 29, 2009·53 cites·20 claims
- 3298US7587698B1Operational time extensionTABULA INC·Filed 2007·Granted Sep 8, 2009·50 cites·8 claims
- 3398US7576564B2Configurable IC with routing circuits with offset connectionsTABULA INC·Filed 2007·Granted Aug 18, 2009·45 cites·19 claims
- 3498US7548085B2Random access of user design states in a configurable ICTABULA INC·Filed 2006·Granted Jun 16, 2009·38 cites·15 claims
- 3598US7532032B2Configurable circuits, IC's, and systemsTABULA INC·Filed 2006·Granted May 12, 2009·71 cites·20 claims
- 3698US7530033B2Method and apparatus for decomposing functions in a configurable ICTABULA INC·Filed 2005·Granted May 5, 2009·61 cites·17 claims
- 3798US7521958B2Hybrid configurable circuit for a configurable ICTABULA INC·Filed 2007·Granted Apr 21, 2009·56 cites·29 claims
- 3898US7512850B2Checkpointing user design states in a configurable ICTABULA INC·Filed 2006·Granted Mar 31, 2009·42 cites·18 claims
- 3998US7492186B2Runtime loading of configuration data in a configurable ICTABULA INC·Filed 2006·Granted Feb 17, 2009·41 cites·31 claims
- 4098US7428721B2Operational cycle assignment in a configurable ICTABULA INC·Filed 2005·Granted Sep 23, 2008·41 cites·15 claims
- 4198US7295037B2Configurable IC with routing circuits with offset connectionsTABULA INC·Filed 2005·Granted Nov 13, 2007·70 cites·16 claims
- 4298US7236009B1Operational time extensionROHE ANDRE·Filed 2005·Granted Jun 26, 2007·67 cites·18 claims
- 4398US7193440B1Configurable circuits, IC's, and systemsSCHMIT HERMAN·Filed 2004·Granted Mar 20, 2007·125 cites·23 claims
- 4498US7109752B1Configurable circuits, IC's, and systemsSCHMIT HERMAN·Filed 2004·Granted Sep 19, 2006·124 cites·45 claims
- 4597US12142528B23D chip with shared clock distribution networkADEIA SEMICONDUCTOR INC·Filed 2022·Granted Nov 12, 2024·2 cites·26 claims
- 4697US12136039B1Optimizing global sparsity for neural networkPERCEIVE CORP·Filed 2020·Granted Nov 5, 2024·12 cites·19 claims
- 4797US11847567B1Loss-aware replication of neural network layersPERCEIVE CORP·Filed 2020·Granted Dec 19, 2023·11 cites·21 claims
- 4897US11615322B1Compiler for implementing memory shutdown for neural network implementation configurationPERCEIVE CORP·Filed 2019·Granted Mar 28, 2023·25 cites·20 claims
- 4997US11152336B23D processor having stacked integrated circuit dieXCELSIS CORP·Filed 2020·Granted Oct 19, 2021·4 cites·21 claims
- 5097US11049013B1Encoding of weight values stored on neural network inference circuitPERCEIVE CORP·Filed 2019·Granted Jun 29, 2021·39 cites·20 claims
Showing the top 50 of 479 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Steven Teig files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →