Inventor · disambiguated record
Thomas M. Wicki
Also filed as: WICKI THOMAS · WICKI THOMAS M · WICKI THOMAS MARTIN
28 granted patents·2 pending applications·1,286 citations·filing 1994–2022
97Inventor score
Files withSUN MICROSYSTEMS INC12FUJITSU LTD9ORACLE INT CORP3CADENCE DESIGN SYSTEMS INC2HAL COMPUTER SYSTEMS INC1
Top patents by PatentIndex Score
30 records- 0188US6912628B2N-way set-associative external cache with standard DDR memory devicesSUN MICROSYSTEMS INC·Filed 2002·Granted Jun 28, 2005·62 cites·42 claims
- 0288US5892766AMethod and apparatus for coordinating access to an output of a routing device in a packet switching networkFUJITSU LTD·Filed 1996·Granted Apr 6, 1999·195 cites·10 claims
- 0387US6119205ASpeculative cache line write backs to avoid hotspotsSUN MICROSYSTEMS INC·Filed 1997·Granted Sep 12, 2000·135 cites·21 claims
- 0486US7523342B1Data and control integrity for transactions in a computer systemSUN MICROSYSTEMS INC·Filed 2005·Granted Apr 21, 2009·14 cites·20 claims
- 0583US5959995AAsynchronous packet switchingFUJITSU LTD·Filed 1996·Granted Sep 28, 1999·140 cites·12 claims
- 0681US5838684ALow latency, high clock frequency plesioasynchronous packet-based crossbar switching chip system and methodFUJITSU LTD·Filed 1996·Granted Nov 17, 1998·126 cites·10 claims
- 0778US6832294B2Interleaved n-way set-associative external cacheSUN MICROSYSTEMS INC·Filed 2002·Granted Dec 14, 2004·30 cites·42 claims
- 0877US6122709ACache with reduced tag information storageSUN MICROSYSTEMS INC·Filed 1997·Granted Sep 19, 2000·81 cites·2 claims
- 0975US6393023B1System and method for acknowledging receipt of messages within a packet based communication networkFUJITSU LTD·Filed 1998·Granted May 21, 2002·85 cites·17 claims
- 1075US6212602B1Cache tag cachingSUN MICROSYSTEMS INC·Filed 1997·Granted Apr 3, 2001·74 cites·7 claims
- 1175US5509038AMulti-path data synchronizer system and methodHAL COMPUTER SYSTEMS INC·Filed 1994·Granted Apr 16, 1996·73 cites·7 claims
- 1271US7609092B2Automatic phase-detection circuit for clocks with known ratiosSUN MICROSYSTEMS INC·Filed 2008·Granted Oct 27, 2009·6 cites·22 claims
- 1369US6684299B2Method for operating a non-blocking hierarchical cache throttleSUN MICROSYSTEMS INC·Filed 2001·Granted Jan 27, 2004·12 cites·9 claims
- 1468US5740346ASystem and method for dynamic network topology explorationFUJITSU LTD·Filed 1996·Granted Apr 14, 1998·65 cites·15 claims
- 1562US6003064ASystem and method for controlling data transmission between network elementsFUJITSU LTD·Filed 1996·Granted Dec 14, 1999·49 cites·28 claims
- 1662US5987629AInterconnect fault detection and localization method and apparatusFUJITSU LTD·Filed 1998·Granted Nov 16, 1999·42 cites·4 claims
- 1761US9921899B2Monitoring serial link errorsORACLE INT CORP·Filed 2014·Granted Mar 20, 2018·1 cites·20 claims
- 1860US7366843B2Computer system implementing synchronized broadcast using timestampsSUN MICROSYSTEMS INC·Filed 2003·Granted Apr 29, 2008·7 cites·20 claims
- 1955US11507414B2Circuit for fast interrupt handlingCADENCE DESIGN SYSTEMS INC·Filed 2021·Granted Nov 22, 2022·0 cites·19 claims
- 2055US11023342B2Cache diagnostic techniquesWESTERN DIGITAL TECH INC·Filed 2019·Granted Jun 1, 2021·0 cites·17 claims
- 2152US5931967AMethod and apparatus for detection of errors in multiple-word communicationsFUJITSU LTD·Filed 1996·Granted Aug 3, 1999·28 cites·38 claims
- 2250US6269426B1Method for operating a non-blocking hierarchical cache throttleSUN MICROSYSTEMS INC·Filed 1997·Granted Jul 31, 2001·20 cites·6 claims
- 2350US2023350805A1Technique for Overriding Memory AttributesCADENCE DESIGN SYSTEMS INC·Filed 2022·Application pending·0 cites
- 2449US6154815ANon-blocking hierarchical cache throttleSUN MICROSYSTEMS INC·Filed 1997·Granted Nov 28, 2000·21 cites·9 claims
- 2548US5768300AInterconnect fault detection and localization method and apparatusFUJITSU LTD·Filed 1996·Granted Jun 16, 1998·20 cites·10 claims
- 2646US2010077240A1Methods and apparatuses for reducing power consumption of fully-buffered dual inline memory modulesSUN MICROSYSTEMS INC·Filed 2008·Application pending·0 cites
- 2745US10387314B2Reducing cache coherence directory bandwidth by aggregating victimization requestsORACLE INT CORP·Filed 2015·Granted Aug 20, 2019·0 cites·18 claims
- 2840US9135175B2Distributed cache coherency directory with failure redundancyORACLE INTERNAT COPORATION·Filed 2013·Granted Sep 15, 2015·0 cites·20 claims
- 2939US10007629B2Inter-processor bus link and switch chip failure recoveryORACLE INT CORP·Filed 2015·Granted Jun 26, 2018·0 cites·20 claims
- 3036US9285865B2Dynamic link scaling based on bandwidth utilizationKEISH BRIAN F·Filed 2012·Granted Mar 15, 2016·0 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Thomas M. Wicki files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →