US2007234191A1PendingUtilityA1
Methods and apparatus for dynamically reconfigurable parallel data error checking
Est. expiryDec 17, 2024(expired)· nominal 20-yr term from priority
H03M 13/6516H03M 13/091
40
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
In a first aspect, a first method is provided. The first method includes the steps of (1) transmitting data on a bus, wherein data is presented on the bus using varying widths; (2) configuring a cyclic redundancy check (CRC) to be performed on the data based on the manner in which the data is presented on the bus; and (3) performing the CRC on the data. Numerous other aspects are provided.
Claims
exact text as granted — not AI-modified1 . A method comprising:
transmitting data on a bus, wherein data is presented on the bus using varying widths; configuring a cyclic redundancy check (CRC) to be performed on the data based on the manner in which the data is presented on the bus; and performing the CRC on the data.
2 . The method of claim 1 wherein configuring a cyclic redundancy check (CRC) to be performed on the data based on the manner in which the data is presented on the bus includes configuring the cyclic redundancy check (CRC) to be performed on the data in parallel or cascade.
3 . An apparatus comprising:
a bus for transmitting data; CRC logic, coupled to the bus, for performing CRC on data received from the bus; and control logic, coupled to the bus and CRC logic, for providing control signals to the CRC logic; wherein the apparatus is adapted to:
transmit data on the bus, wherein data is presented on the bus using varying widths;
configure a cyclic redundancy check (CRC) to be performed on the data based on the manner in which data is presented on the bus; and perform the CRC on the data.
4 . The apparatus of claim 3 wherein the apparatus is further adapted to configure the cyclic redundancy check (CRC) to be performed on the data in parallel or cascade.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.