US2007261009A1PendingUtilityA1

Programmable devices to route signals on probe cards

49
Assignee: FORMFACTOR INCPriority: Jan 31, 2005Filed: Jul 17, 2007Published: Nov 8, 2007
Est. expiryJan 31, 2025(expired)· nominal 20-yr term from priority
H10P 74/00G01R 31/31926G01R 1/07385G01R 31/2889G01R 1/067G01R 31/26
49
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A probe card of a wafer test system includes one or more programmable ICs, such as FPGAs, to provide routing from individual test signal channels to one of multiple probes. The programmable ICs can be placed on a base PCB of the probe card, or on a daughtercard attached to the probe card. With programmability, the PCB can be used to switch limited test system channels away from unused probes. Programmability further enables a single probe card to more effectively test devices having the same pad array, but having different pin-outs for different device options. Reprogrammability also allows test engineers to re-program as they are debugging a test program. Because the programmable IC typically includes buffers that introduce an unknown delay, in one embodiment measurement of the delay is accomplished by first programming the programmable IC to provide a loop back path to the test system so that buffer delay can be measured, and then reprogramming the programmable IC now with a known delay to connect to a device being tested.

Claims

exact text as granted — not AI-modified
1 - 20 . (canceled)  
   
   
       21 . A probe card assembly comprising a programmable IC, the programmable IC being programmable to connect selectively individual test channels to different ones of a plurality of test probes.  
   
   
       22 . The probe card assembly of claim  1 , wherein the programmable IC comprises a Field Programmable Gate Array (FPGA).  
   
   
       23 . The probe card assembly of claim  2 , wherein the FPGA does not include I/O buffering.  
   
   
       24 . The probe card assembly of claim  1 , wherein the programmable IC is programmable to configure selectively connections between ones of the test channels and ones of the test probes to be any of a plurality of different connection patterns.  
   
   
       25 . The probe card assembly of claim  1 , wherein the programmable IC is programmable to connect selectively ones of the test channels and ones of the test probes in a first pattern and to reconnect selectively ones of the test channels and ones of the test probes in a second pattern that is different than the first pattern.  
   
   
       26 . A probe card assembly comprising: 
 a programmable IC to connect individual test channels to one of a plurality of test probes,    wherein the programmable IC comprises a Field Programmable Gate Array (FPGA), and    wherein a test program loaded into the FPGA is provided from a CAD design system used to develop the components on a wafer.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.