US2009178621A1PendingUtilityA1
Substrate treating system for depositing a metal gate on a high-k dielectric film and improving high-k dielectric film and metal gate interface
Est. expiryFeb 25, 2025(expired)· nominal 20-yr term from priority
H10P 72/0468H10P 14/69392H10D 64/0134H10D 64/691C23C 14/5806
50
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
An apparatus to improve high-k dielectric film and metal gate interface in the fabrication of MOSFET by depositing a metal gate on a high-k dielectric comprising an annealing step annealing a substrate with high-k dielectric film deposited thereon in a thermal annealing module and a depositing step depositing a metal gate material on said annealed substrate in a metal gate deposition module, characterized that said annealing step and depositing step are carried out consecutively without a vacuum break.
Claims
exact text as granted — not AI-modified1 . A substrate treating system comprising a wafer-handling platform including a transfer device to transfer a substrate and a processing module connected to said wafer-handling platform; wherein
said processing module includes at least a thermal annealing module and a metal gate deposition module; and said transfer device is adapted to transfer the substrate between said wafer-handling platform and said processing module without a vacuum break.
2 . The substrate treating system according to claim 1 , wherein said processing module further includes a cooling module or a high-k higher dielectric material deposition module.
3 . The substrate treating system according to claim 1 , wherein said processing module further includes a cooling module and a high-k higher dielectric material deposition module.
4 . A substrate treating apparatus comprising:
an angled-PVD module configured and positioned to deposit a starting material on a substrate; a thermal annealing module configured and positioned to anneal a substrate on which the starting material is deposited; and a transfer device configured and positioned to deliver the substrate to the angled-PVD module and the thermal annealing module.Join the waitlist — get patent alerts
Track US2009178621A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.