US2011023297A1PendingUtilityA1

Multi-layered printed circuit board and method for fabricating the same

Assignee: IND TECHNOLOGY RES INST AND UNIMICRON TECHNOLOGY CORPPriority: Dec 30, 2005Filed: Oct 12, 2010Published: Feb 3, 2011
Est. expiryDec 30, 2025(expired)· nominal 20-yr term from priority
H05K 3/421H05K 3/422H05K 2203/0565H05K 3/4661H05K 2203/0709H05K 3/426H05K 2203/013H05K 3/182H05K 3/389Y10T29/49155H05K 3/46
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for fabricating a double-sided or multi-layer printed circuit board (PCB) by ink jet printing that includes providing a substrate, forming a first self-assembly membrane (SAM) on at least one side of the substrate, forming a non-adhesive membrane on the first SAM, forming at least one microhole in the substrate, forming a second SAM on a surface of the microhole, providing catalyst particles on the at least one side of the substrate and on the surface of the microhole, and forming a catalyst circuit pattern on the substrate.

Claims

exact text as granted — not AI-modified
1 . A method for fabricating a printed circuit board (PCB), comprising:
 providing a substrate;   forming a first self-assembly membrane (SAM) on at least one side of the substrate;   forming a non-adhesive membrane on the first SAM;   forming at least one microhole in the substrate;   forming a second SAM on a surface of the microhole;   providing catalyst particles on the at least one side of the substrate and on the surface of the microhole; and   forming a catalyst circuit pattern on the substrate.   
     
     
         2 . The method of  claim 1 , further comprising immersing the substrate into an electrolyte to form a metal circuit on the substrate and a metal membrane in the microhole. 
     
     
         3 . The method of  claim 1 , further comprising immersing the substrate in an accelerator solution. 
     
     
         4 . The method of  claim 1 , wherein the step of forming the self-assembly membrane (SAM) comprises:
 immersing the substrate into a first polyelectrolyte solution;   immersing the substrate into a second polyelectrolyte solution having an opposite charge from the first polyelectrolyte solution; and   immersing the substrate into a third polyelectrolyte solution having a same charge as the first polyelectrolyte solution.   
     
     
         5 . The method of  claim 1 , wherein the step of forming the microhole comprises drilling the substrate to form the microhole. 
     
     
         6 . A method for fabricating a multi-layer printed circuit board (PCB), comprising:
 providing a substrate;   forming a self-assembly membrane (SAM) at each side of the substrate;   forming a non-adhesive membrane on the SAM;   forming at least one microhole in the substrate;   forming the SAM on a surface of the microhole;   applying catalyst particles on at least one side of the substrate and on the surface of the microhole;   forming a catalyst circuit pattern on the substrate through catalyst micro-dispensing and accelerator solution immersing; and   immersing the substrate into an electrolyte to form a metal circuit on the substrate and a metal membrane in the microhole.   
     
     
         7 . The method of  claim 6 , further comprising:
 adhering an insulating layer on at least one side of the double-sided PCB; and   repeating the step of forming the double-sided PCB once to form a multi-layer PCB.   
     
     
         8 . The method for fabricating a multi-layer PCB as claimed in  claim 6 , wherein the step of forming a microhole comprises drilling the substrate to form the microhole. 
     
     
         9 . The method for fabricating a multi-layer PCB as claimed in  claim 8 , wherein the drilling step forms a buried hole, a blind hole, or a through hole of the multi-layer PCB. 
     
     
         10 . The method for fabricating a multi-layer PCB as claimed in  claim 6 , wherein the step of forming the self-assembly membrane (SAM) comprises a conducting surface treatment process that includes
 immersing the substrate in a first polyelectrolyte solution;   immersing the substrate in a second polyelectrolyte solution having an opposite charge from the first polyelectrolyte solution; and   immersing the substrate in a third polyelectrolyte solution having the same charge as the first polyelectrolyte solution.   
     
     
         11 . The method for fabricating a multi-layer PCB as claimed in  claim 6 , wherein the catalyst comprises a palladium salt catalyst or a platinum salt catalyst.

Join the waitlist — get patent alerts

Track US2011023297A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.