US2011097868A1PendingUtilityA1

Method for fabricating p-channel field-effect transistor (fet)

41
Assignee: LEE KUN-HSIENPriority: Mar 28, 2007Filed: Jan 4, 2011Published: Apr 28, 2011
Est. expiryMar 28, 2027(~0.7 yrs left)· nominal 20-yr term from priority
H10P 30/225H10P 30/224H10P 30/222H10P 30/21H10P 30/208H10P 30/204H10D 62/371H10D 30/601H10D 30/0227H10P 30/221
41
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for fabrication a p-type channel FET includes forming a gate on a substrate. Then, a PAI ion implantation process is performed. Further, a pocket implantation process is conducted to form a pocket region. Thereafter, a first co-implantation process is performed to define a source/drain extension region depth profile. Then, a p-type source/drain extension region is formed. Afterwards, a second co-implantation process is performed to define a source/drain region depth profile. Thereafter, an in-situ doped epitaxy growth process is performed to form a doped semiconductor compound for serving as a p-type source/drain region.

Claims

exact text as granted — not AI-modified
1 . A method for fabricating a p-type channel field-effect transistor, the method comprising:
 (A) forming a gate structure on a substrate;   (B) performing a pre-amorphization implantation process to amorphize the substrate beside two sides of the gate structure;   (C) performing a pocket implantation process to form an n-type pocket region in the substrate;   (D) performing a first co-implantation process and a fourth co-implantation process to define a p-type source/drain extension region depth profile in the substrate; and   (E) forming a p-type source/drain extension region in the substrate beside two sides of the gate structure.   
     
     
         2 . The method of  claim 1 , further comprising:
 (F) performing a second co-implantation process to define a p-type source/drain region depth profile in the substrate; and   (G) forming a semiconductor compound layer in the substrate beside two sides of the gate structure and forming a p-type source/drain region in the semiconductor compound layer.   
     
     
         3 . The method of  claim 1 , wherein a species implanted in the first co-implantation process and the third co-implantation process comprises carbon or fluorine. 
     
     
         4 . The method of  claim 2 , wherein a species implanted in the second co-implantation process comprises carbon or fluorine. 
     
     
         5 . The method of  claim 2 , wherein the species implanted in the first co-implantation process is different from the species implanted in the second co-implantation process. 
     
     
         6 . The method of  claim 2 , wherein the species implanted in the first co-implantation process is the same as the species implanted in the second co-implantation process. 
     
     
         7 . The method of  claim 2 , implantation energy of the second co-implantation process is higher than implantation energy of the first co-implantation process. 
     
     
         8 . The method of  claim 2 , wherein the step (G) comprises:
 (H) performing an in-situ epitaxy growth process to form a doped semiconductor compound as the p-type source/drain region, wherein a sequence of performing the steps of (A) to (H) comprises performing sequentially the steps of (A), (B), (D), (E), (C), (F) and (H).   
     
     
         9 . The method of  claim 8 , wherein between any two neighboring steps among the steps of (B), (D), (E), (C) and (F), step (I) of performing a third co-implantation process is performed to define a pocket region depth profile in the substrate. 
     
     
         10 . The method of  claim 9 , wherein a species implanted in the third co-implantation process comprises carbon or fluorine. 
     
     
         11 . The method of  claim 9 , wherein energy of the third co-implantation process is higher than energy of the first co-implantation process. 
     
     
         12 . The method of  claim 8 , wherein the step (G) comprises:
 (J) performing an epitaxy growth process to form a semiconductor compound; and   
       (K) performing an ion implantation process to form a p-type source/drain region, wherein a sequence of performing the steps of (A) to (K) comprises performing sequentially the step (A), the step (B), the step (D), the step (E), the step (C), the step (J), the step (F) and the step (K). 
     
     
         13 . The method of  claim 12 , wherein between any two neighboring steps among the steps (B), (D), (E), (C) and (J), step (I) of performing a third co-implantation process is performed to define a pocket region depth profile in the substrate. 
     
     
         14 . The method of  claim 13 , wherein a species implanted in the third co-implantation process comprises carbon or fluorine. 
     
     
         15 . The method of  claim 13 , wherein energy of the third co-implantation process is higher than energy of the first co-implantation process.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.