US2017222054A1PendingUtilityA1

Semiconductor structure(s) with extended source/drain channel interfaces and methods of fabrication

49
Assignee: GLOBALFOUNDRIES INCPriority: Aug 8, 2014Filed: Apr 19, 2017Published: Aug 3, 2017
Est. expiryAug 8, 2034(~8.1 yrs left)· nominal 20-yr term from priority
H10P 30/204H10P 30/21H10D 30/6211H10D 30/024H01L 21/26513H01L 29/66795H01L 29/7851H01L 29/66636H01L 29/1033H01L 29/0847H10D 62/235H10D 62/151H10D 62/021H10D 30/62
49
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Semiconductor structures and methods of fabrication are provided, with one or both of an extended source-to-channel interface or an extended drain-to-channel interface. The fabrication method includes, for instance, recessing a semiconductor material to form a cavity adjacent to a channel region of a semiconductor structure being fabricated, the recessing forming a first cavity surface and a second cavity surface within the cavity; and implanting one or more dopants into the semiconductor material through the first cavity surface to define an implanted region within the semiconductor material, and form an extended channel interface, the extended channel interface including, in part, an interface of the implanted region within the semiconductor material to the channel region of the semiconductor structure. In one embodiment, the semiconductor structure with the extended channel interface is a FinFET.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A device comprising:
 a semiconductor structure, the semiconductor structure comprising:
 a source region and a drain region separated by a channel region, the channel region residing within a semiconductor material; 
 the source region comprising an implanted source region within the semiconductor material and an epitaxial source region being disposed above the implanted source region; and 
 the drain region comprising an implanted drain region within the semiconductor material and an epitaxial drain region being disposed above the implanted drain region; 
 wherein the implanted source region provides the semiconductor structure with an extended source channel interface, the epitaxial source region provides the semiconductor structure with an extended source channel interface comprising, in part, a sidewall interface of the epitaxial source region to the channel region, the implanted drain region provides the semiconductor structure with an extended drain channel interface, and the epitaxial drain region provides the semiconductor structure with an extended drain channel interface comprising, in part, a sidewall interface of the epitaxial drain region to the channel region. 
   
     
     
         2 . The device of  claim 1 , wherein the semiconductor device comprises a fin-type field effect transistor (FinFET) and the extended source channel interface and the extended drain channel interface together extend the channel region of the FinFET within the semiconductor material. 
     
     
         3 . The device of  claim 2 , wherein the extended source channel interface and the extended drain channel interface increase junction on-current while minimizing junction leakage current of the FinFET. 
     
     
         4 . The device of  claim 1 , wherein an interface of the implanted source region to the channel region is at an angle relative to the sidewall interface of the epitaxial source region to the channel region, and wherein an interface of the implanted drain region to the channel region is at an angle relative to the sidewall interface of the epitaxial drain region to the channel region. 
     
     
         5 . The device of  claim 4 , wherein the semiconductor device comprises a fin-type field effect transistor (FinFET) and the extended source channel interface and the extended drain channel interface together extend the channel region of the FinFET within the semiconductor material. 
     
     
         6 . The device of  claim 5 , wherein the extended source channel interface and the extended drain channel interface increase junction on-current while minimizing junction leakage current of the FinFET. 
     
     
         7 . The device of  claim 1 , wherein an interface of the implanted source region to the channel region is non-planar with the sidewall interface of the epitaxial source region to the channel region, and wherein an interface of the implanted drain region to the channel region is non-planar with the sidewall interface of the epitaxial drain region to the channel region. 
     
     
         8 . The device of  claim 7 , wherein the semiconductor device comprises a fin-type field effect transistor (FinFET) and the extended source channel interface and the extended drain channel interface together extend the channel region of the FinFET within the semiconductor material. 
     
     
         9 . The device of  claim 8 , wherein the extended source channel interface and the extended drain channel interface increase junction on-current while minimizing junction leakage current of the FinFET. 
     
     
         10 . The device of  claim 1 , wherein an interface of the implanted source region to the channel region is coplanar with the sidewall interface of the epitaxial source region to the channel region, and wherein an interface of the implanted drain region to the channel region is coplanar with the sidewall interface of the epitaxial drain region to the channel region. 
     
     
         11 . The device of  claim 10 , wherein the semiconductor device comprises a fin-type field effect transistor (FinFET) and the extended source channel interface and the extended drain channel interface together extend the channel region of the FinFET within the semiconductor material. 
     
     
         12 . The device of  claim 11 , wherein the extended source channel interface and the extended drain channel interface increase junction on-current while minimizing junction leakage current of the FinFET. 
     
     
         13 . A device comprising:
 a semiconductor structure, the semiconductor structure comprising:
 a source region and a drain region separated by a channel region, the channel region residing within a semiconductor material and the source region and the drain region respectively comprising an implanted source region within the semiconductor material and an implanted drain region within the semiconductor material ; and 
 wherein the implanted source region provides the semiconductor structure with an extended source channel interface and the implanted drain region provides the semiconductor structure with an extended drain channel interface. 
   
     
     
         14 . The device of  claim 13 , wherein the semiconductor device comprises a fin-type field effect transistor (FinFET) and the extended source channel interface and the extended drain channel interface together extend the channel region of the FinFET within the semiconductor material. 
     
     
         15 . The device of  claim 13 , wherein an interface of the implanted source region to the channel region is at an angle relative to the sidewall interface of the epitaxial source region to the channel region, and wherein an interface of the implanted drain region to the channel region is at an angle relative to the sidewall interface of the epitaxial drain region to the channel region. 
     
     
         16 . The device of  claim 15 , wherein the semiconductor device comprises a fin-type field effect transistor (FinFET) and the extended source channel interface and the extended drain channel interface together extend the channel region of the FinFET within the semiconductor material. 
     
     
         17 . The device of  claim 13 , wherein an interface of the implanted source region to the channel region is non-planar with the sidewall interface of the epitaxial source region to the channel region, and wherein an interface of the implanted drain region to the channel region is non-planar with the sidewall interface of the epitaxial drain region to the channel region. 
     
     
         18 . The device of  claim 17 , wherein the semiconductor device comprises a fin-type field effect transistor (FinFET) and the extended source channel interface and the extended drain channel interface together extend the channel region of the FinFET within the semiconductor material. 
     
     
         19 . The device of  claim 13 , wherein an interface of the implanted source region to the channel region is coplanar with the sidewall interface of the epitaxial source region to the channel region, and wherein an interface of the implanted drain region to the channel region is coplanar with the sidewall interface of the epitaxial drain region to the channel region. 
     
     
         20 . The device of  claim 19 , wherein the semiconductor device comprises a fin-type field effect transistor (FinFET) and the extended source channel interface and the extended drain channel interface together extend the channel region of the FinFET within the semiconductor material.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.