US2025105194A1PendingUtilityA1

Method for forming conductive blocks, a semiconductor package and a method for forming the same

Assignee: JCET STATS CHIPPAC KOREA LTDPriority: Sep 27, 2023Filed: Sep 26, 2024Published: Mar 27, 2025
Est. expirySep 27, 2043(~17.2 yrs left)· nominal 20-yr term from priority
H10W 90/725H10W 90/20H10W 74/117H10W 70/635H10W 70/611H10W 42/20H10W 90/701H10W 74/114H10W 74/014H10W 74/016H10W 70/093H10W 90/00H01L 2924/37001H01L 2224/24225H01L 2224/24141H01L 2224/16165H01L 25/18H01L 24/16H01L 23/552H01L 23/5384H01L 23/3128H01L 24/24H10W 72/016H10W 72/072H10W 70/65H10W 70/688
63
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for forming conductive blocks on a package substrate, a semiconductor package and a method for forming the same is provided. The method for forming conductive blocks on a package substrate comprises: providing a package substrate with multiple sets of conductive pads formed thereon; depositing a solder material onto the package substrate to form solder bumps on the multiple sets of conductive pads; attaching multiple conductive blocks onto the package substrate, wherein each of the multiple conductive bloc aligned with one of the multiple sets of conductive pads; loading the package substrate on a bottom chase with the multiple conductive blocks facing upward; and pressing, with a top chase, the conductive blocks against the bottom chase to reshape the solder bumps and horizontally align top surfaces of the multiple conductive blocks with each other.

Claims

exact text as granted — not AI-modified
1 . A method for forming conductive blocks on a package substrate, comprising:
 providing a package substrate with multiple sets of conductive pads formed thereon;   depositing a solder material onto the package substrate to form solder bumps on the multiple sets of conductive pads;   attaching multiple conductive blocks onto the package substrate, wherein each of the multiple conductive blocks is aligned with one of the multiple sets of conductive pads;   loading the package substrate on a bottom chase with the multiple conductive blocks facing upward; and   pressing, with a top chase, the conductive blocks against the bottom chase to reshape the solder bumps and horizontally align top surfaces of the multiple conductive blocks with each other.   
     
     
         2 . The method of  claim 1 , wherein the top chase comprises a base plate and a flexible film, and the flexible film is in contact with the top surfaces of the multiple conductive blocks during the pressing step. 
     
     
         3 . The method of  claim 1 , wherein the conductive blocks are e-bar blocks. 
     
     
         4 . The method of  claim 1 , wherein the solder bumps on each set of conductive pads are reshaped but not connected with each other after the pressing step. 
     
     
         5 . A method for forming a semiconductor package, comprising:
 providing a package substrate having a front surface and a back surface, wherein multiple sets of conductive pads are formed on the front surface of the package substrate;   depositing a solder material onto the front surface of the package substrate to form solder bumps on the multiple sets of conductive pads;   attaching an electronic component and multiple conductive blocks onto the front surface of the package substrate, wherein each of the multiple conductive blocks is aligned with one of the multiple sets of conductive pads, and the multiple conductive blocks are thicker than electronic component;   loading the package substrate on a bottom chase with the front surface of the package substrate facing upward; and   pressing, with a top chase, the conductive blocks against the bottom chase to reshape the solder bumps and horizontally align top surfaces of the multiple conductive blocks with each other;   forming a molding material between the top chase and the front surface of the package substrate to encapsulate the multiple conductive blocks and the electronic component but expose the top surfaces of the multiple conductive blocks; and   depositing a solder material on the top surfaces of the multiple conductive blocks to form solder bumps thereon.   
     
     
         6 . The method of  claim 5 , wherein before the step of depositing a solder material on the top surfaces of the multiple conductive blocks, the method further comprises:
 attaching one or more electronic components onto the back surface of the package substrate; and   forming a molding material on the back surface of the package substrate to encapsulate the one or more electronic components.   
     
     
         7 . The method of  claim 6 , further comprising:
 forming a shielding layer at least outside the molding material on the back surface of the package substrate.   
     
     
         8 . The method of  claim 5 , wherein the top chase comprises a base plate and a flexible film, and the flexible film is in contact with the top surfaces of the multiple conductive blocks during the pressing step. 
     
     
         9 . The method of  claim 5 , wherein the conductive blocks are e-bar blocks. 
     
     
         10 . The method of  claim 5 , wherein the solder bumps on each set of conductive pads are reshaped but not connected with each other after the pressing step. 
     
     
         11 . A semiconductor package which is formed using the method of  claim 5 .

Join the waitlist — get patent alerts

Track US2025105194A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.