P
US9953944B2ActiveUtilityPatentIndex 71

Power module

Assignee: MITSUBISHI MATERIALS CORPPriority: Mar 29, 2013Filed: Mar 25, 2014Granted: Apr 24, 2018
Est. expiryMar 29, 2033(~6.7 yrs left)· nominal 20-yr term from priority
Inventors:OHASHI TOYONAGATOMO YOSHIYUKI
H10W 90/734H10W 72/352H10W 72/322H10W 72/20H10W 40/255H10W 40/47B23K 35/26C22C 13/00B23K 35/28B23K 35/0222B23K 35/262B23K 35/0238B23K 35/286H01L 2924/00H01L 2224/29111H01L 2224/29147H01L 23/3735H01L 2224/29082H01L 24/29H01L 2924/3512H01L 2224/32225H01L 2924/13055H01L 23/473H01L 23/488
71
PatentIndex Score
3
Cited by
22
References
17
Claims

Abstract

A power module is disclosed, including a power module substrate in which a circuit layer is arranged on one surface of an insulating layer; and a semiconductor element that is bonded onto the circuit layer, in which a copper layer composed of copper or a copper alloy is provided on a surface of the circuit layer to be bonded to the semiconductor element, a solder layer formed by using a solder material between the circuit layer and the semiconductor element is provided, an alloy layer containing Sn as a main component, 0.5% by mass or more and 10% by mass or less of Ni, and 30% by mass or more and 40% by mass or less of Cu at an interface of the solder layer with the circuit layer is formed, and the coverage of the alloy layer at the interface is 85% or more.

Claims

exact text as granted — not AI-modified
The invention claimed is: 
     
       1. A power module, comprising:
 a power module substrate in which a circuit layer is arranged on one surface of an insulating layer; and 
 a semiconductor element that is bonded onto the circuit layer, 
 wherein a copper layer composed of copper or a copper alloy is provided on a surface of the circuit layer to be bonded to the semiconductor element, 
 a solder layer composed of a solder material between the circuit layer and the semiconductor element is provided, 
 an alloy layer containing Sn as a main component, 0.5% by mass or more and 10% by mass or less of Ni, and 30% by mass or more and 40% by mass or less of Cu at an interface of the solder layer with the circuit layer is formed, 
 the coverage of the alloy layer at the interface is 85% or more and 96% or less, 
 the interface between the solder layer and the circuit layer is free of a Ni plating film, 
 the coverage of the alloy layer at the interface is the average value of a ratio (LC/L) calculated for each cross-section observation, by performing a plurality of times of cross-sectional observation of the solder layer and the circuit layer by an electron microscope, and 
 the ratio (LC/L) is a ratio of the length LC of the interface covered by the alloy layer to the total length L of the interfaces observed in each cross-section observation. 
 
     
     
       2. The power module according to  claim 1 ,
 wherein a thermal resistance increase rate when a power cycle is loaded 100,000 times under conditions of a conduction duration of 5 seconds and a temperature difference of 80° C. is less than 10% in a power cycle test. 
 
     
     
       3. The power module according to  claim 2 ,
 wherein a thickness of the alloy layer is within a range of 2 μm or more and 20 μm or less. 
 
     
     
       4. The power module according to  claim 3 ,
 wherein the alloy layer includes an intermetallic compound composed of (Cu, Ni) 6 Sn 5 . 
 
     
     
       5. The power module according to  claim 2 ,
 wherein the alloy layer includes an intermetallic compound composed of (Cu, Ni) 6 Sn 5 . 
 
     
     
       6. The power module according to  claim 1 ,
 wherein a thickness of the alloy layer is within a range of 2 μm or more and 20 μm or less. 
 
     
     
       7. The power module according to  claim 6 ,
 wherein the alloy layer includes an intermetallic compound composed of (Cu, Ni) 6 Sn 5 . 
 
     
     
       8. The power module according to  claim 1 ,
 wherein the alloy layer includes an intermetallic compound composed of (Cu, Ni) 6 Sn 5 . 
 
     
     
       9. The power module according to  claim 8 , further comprising,
 an intermetallic compound layer composed of Cu 3 Sn and provided between the alloy layer and the circuit layer is provided. 
 
     
     
       10. The power module according to  claim 9 ,
 wherein the intermetallic compound layer is not formed in a region where the alloy layer is not formed. 
 
     
     
       11. The power module according to  claim 9 ,
 wherein the intermetallic compound layer is thinner than the alloy layer. 
 
     
     
       12. The power module according to  claim 10 ,
 wherein the intermetallic compound layer is thinner than the alloy layer. 
 
     
     
       13. The power module according to  claim 1 , further comprising,
 an intermetallic compound layer composed of Cu 3 Sn and provided between the alloy layer and the circuit layer is provided. 
 
     
     
       14. The power module according to  claim 13 ,
 wherein the intermetallic compound layer is not formed in a region where the alloy layer is not formed. 
 
     
     
       15. The power module according to  claim 13 ,
 wherein the intermetallic compound layer is thinner than the alloy layer. 
 
     
     
       16. The power module according to  claim 14 ,
 wherein the intermetallic compound layer is thinner than the alloy layer. 
 
     
     
       17. The power module according to  claim 1 ,
 wherein a thickness of the copper layer is within a range of 5 μm or more and 3 mm or less.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.