Inventor · disambiguated record
Brian Tracy Cline
Also filed as: CLINE BRIAN · CLINE BRIAN TRACY
33 granted patents·5 pending applications·136 citations·filing 2012–2023
96Inventor score
Top patents by PatentIndex Score
38 records- 0198US9773550B2Circuit and method for configurable impedance arrayADVANCED RISC MACH LTD·Filed 2015·Granted Sep 26, 2017·33 cites·17 claims
- 0294US10641953B1Optical waveguide connecting deviceADVANCED RISC MACH LTD·Filed 2018·Granted May 5, 2020·15 cites·13 claims
- 0393US11120191B2Multi-tier co-placement for integrated circuitryADVANCED RISC MACH LTD·Filed 2020·Granted Sep 14, 2021·3 cites·20 claims
- 0493US10083269B2Computer implemented system and method for generating a layout of a cell defining a circuit componentADVANCED RISC MACH LTD·Filed 2014·Granted Sep 25, 2018·36 cites·22 claims
- 0592US11004479B2Method, system and device for integration of bitcells in a volatile memory array and bitcells in a non-volatile memory arrayADVANCED RISC MACH LTD·Filed 2020·Granted May 11, 2021·3 cites·20 claims
- 0690US11895816B2Bitcell architectureADVANCED RISC MACH LTD·Filed 2020·Granted Feb 6, 2024·2 cites·20 claims
- 0788US10796053B2Computer implemented system and method for generating a layout of a cell defining a circuit componentADVANCED RISC MACH LTD·Filed 2018·Granted Oct 6, 2020·5 cites·26 claims
- 0888US10599806B2Multi-tier co-placement for integrated circuitryADVANCED RISC MACH LTD·Filed 2018·Granted Mar 24, 2020·5 cites·20 claims
- 0987US9374072B2Post fabrication tuning of an integrated circuitADVANCED RISC MACH LTD·Filed 2014·Granted Jun 21, 2016·8 cites·21 claims
- 1085US10678985B2Method for generating three-dimensional integrated circuit designADVANCED RISC MACH LTD·Filed 2016·Granted Jun 9, 2020·5 cites·17 claims
- 1184US11625522B2Method and apparatus for generating three-dimensional integrated circuit designADVANCED RISC MACH LTD·Filed 2020·Granted Apr 11, 2023·2 cites·18 claims
- 1281US9929149B2Using inter-tier vias in integrated circuitsADVANCED RISC MACH LTD·Filed 2016·Granted Mar 27, 2018·4 cites·20 claims
- 1380US11569219B2TSV coupled integrated circuits and methodsADVANCED RISC MACH LTD·Filed 2020·Granted Jan 31, 2023·1 cites·14 claims
- 1478US10657218B2Wirelength distribution schemes and techniquesADVANCED RISC MACH LTD·Filed 2017·Granted May 19, 2020·2 cites·20 claims
- 1576US10922608B2Spiking neural networkADVANCED RISC MACH LTD·Filed 2017·Granted Feb 16, 2021·3 cites·14 claims
- 1673US11295053B2Dielet design techniquesADVANCED RISC MACH LTD·Filed 2019·Granted Apr 5, 2022·1 cites·20 claims
- 1773US10002222B2System and method for perforating redundant metal in self-aligned multiple patterningADVANCED RISC MACH LTD·Filed 2016·Granted Jun 19, 2018·2 cites·20 claims
- 1869US10056143B2Correlated electron switch programmable fabricADVANCED RISC MACH LTD·Filed 2015·Granted Aug 21, 2018·2 cites·14 claims
- 1967US2023178538A1TSV Coupled Integrated Circuits and MethodsADVANCED RISC MACH LTD·Filed 2023·Application pending·0 cites
- 2065US8717084B1Post fabrication tuning of an integrated circuitADVANCED RISC MACH LTD·Filed 2012·Granted May 6, 2014·3 cites·39 claims
- 2163US11126778B2Wirelength distribution schemes and techniquesADVANCED RISC MACH LTD·Filed 2020·Granted Sep 21, 2021·0 cites·20 claims
- 2262US10607659B2Method, system and device for integration of bitcells in a volatile memory array and bitcells in a non-volatile memory arrayADVANCED RISC MACH LTD·Filed 2018·Granted Mar 31, 2020·1 cites·24 claims
- 2360US12392959B2Optical waveguide connecting deviceADVANCED RISC MACH LTD·Filed 2019·Granted Aug 19, 2025·0 cites·12 claims
- 2460US11830852B2Multi-tier backside power delivery network for dense gate-on-gate 3D logicTOKYO ELECTRON LTD·Filed 2021·Granted Nov 28, 2023·0 cites·20 claims
- 2555US12176293B2Inter-tier power delivery network (PDN) for dense gate-on-gate 3D logic integrationTOKYO ELECTRON LTD·Filed 2021·Granted Dec 24, 2024·0 cites·16 claims
- 2654US12224281B2Interdigitated device stackTOKYO ELECTRON LTD·Filed 2021·Granted Feb 11, 2025·0 cites·20 claims
- 2752US10381076B2Circuit and method for configurable impedance arrayADVANCED RISC MACH LTD·Filed 2018·Granted Aug 13, 2019·0 cites·15 claims
- 2851US10366753B2Correlated electron switch programmable fabricADVANCED RISC MACH LTD·Filed 2018·Granted Jul 30, 2019·0 cites·20 claims
- 2951US2024081038A1Systems, Devices, and Methods of Charge-Based Storage ElementsADVANCED RISC MACH LTD·Filed 2022·Application pending·0 cites
- 3050US2023317717A1Multi-Device Stack StructureADVANCED RISC MACH LTD·Filed 2022·Application pending·0 cites
- 3149US9905295B2Circuit and method for configurable impedance arrayADVANCED RISC MACH LTD·Filed 2017·Granted Feb 27, 2018·0 cites·20 claims
- 3248US2019348116A1Correlated electron switch programmable fabricADVANCED RISC MACH LTD·Filed 2019·Application pending·0 cites
- 3345US10741246B2Method, system and device for integration of volatile and non-volatile memory bitcellsADVANCED RISC MACH LTD·Filed 2018·Granted Aug 11, 2020·0 cites·9 claims
- 3439US10841299B2Systems, devices, and/or processes for omic content processing and/or partitioningADVANCED RISC MACH LTD·Filed 2018·Granted Nov 17, 2020·0 cites·19 claims
- 3539US10841083B2Systems, devices, and/or processes for OMIC content processing and/or communicationADVANCED RISC MACH LTD·Filed 2018·Granted Nov 17, 2020·0 cites·20 claims
- 3639US9638752B2Measurement circuitry and method for measuring a clock node to output node delay of a flip-flopADVANCED RISC MACH LTD·Filed 2014·Granted May 2, 2017·0 cites·16 claims
- 3738US2019287658A1Systems, devices, and/or processes for omic and/or environmental content processing and/or communicationADVANCED RISC MACH LTD·Filed 2018·Application pending·0 cites
- 3837US12170130B2Systems, devices, and/or processes for OMIC and/or behavioral content processingADVANCED RISC MACH LTD·Filed 2018·Granted Dec 17, 2024·0 cites·17 claims
Join the waitlist — get patent alerts
Get an alert when Brian Tracy Cline files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →