US11011424B2ActiveUtilityA1

Hybrid wafer dicing approach using a spatially multi-focused laser beam laser scribing process and plasma etch process

57
Assignee: APPLIED MATERIALS INCPriority: Aug 6, 2019Filed: Aug 6, 2019Granted: May 18, 2021
Est. expiryAug 6, 2039(~13.1 yrs left)· nominal 20-yr term from priority
H10P 50/695H10P 50/692H10P 50/244H10P 54/00H10P 72/0428H10P 72/0421H10P 50/242H10P 52/00H10D 84/01B23K 26/402B23K 26/38B23K 26/362B23K 2103/56B23K 26/364B23K 26/0617B23K 26/0673B23K 26/064H01L 21/3086H01L 21/30655H01L 21/3081H01L 21/82
57
PatentIndex Score
0
Cited by
91
References
14
Claims

Abstract

Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the integrated circuits. The mask is then patterned with a spatially multi-focused laser beam laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The semiconductor wafer is then plasma etched through the gaps in the patterned mask to singulate the integrated circuits.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A method of dicing a semiconductor wafer comprising a plurality of integrated circuits, the method comprising:
 forming a mask above the semiconductor wafer, the mask comprising a layer covering and protecting the integrated circuits; 
 patterning the mask with a spatially multi-focused laser beam laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits, wherein patterning the mask with the spatially multi-focused laser beam laser scribing process comprises forming trenches in the regions of the semiconductor wafer between the integrated circuits, the trenches comprising essentially vertical sidewalls; and 
 plasma etching the semiconductor wafer through the gaps in the patterned mask to singulate the integrated circuits. 
 
     
     
       2. The method of  claim 1 , wherein the spatially multi-focused laser beam laser scribing process provides a first beam portion focused at a first depth in the semiconductor wafer, and a second beam portion focused at a second depth in the semiconductor wafer, the second depth vertically beneath the first depth. 
     
     
       3. The method of  claim 2 , wherein the spatially multi-focused laser beam laser scribing process provides a third beam portion focused at a third depth in the semiconductor wafer, the third depth vertically beneath the second depth. 
     
     
       4. The method of  claim 1 , wherein the spatially multi-focused laser beam laser scribing process comprises passing a laser beam through a diffractive optical element (DOE). 
     
     
       5. The method of  claim 1 , wherein the spatially multi-focused laser beam laser scribing process comprises using a Gaussian source laser beam. 
     
     
       6. The method of  claim 5 , wherein the spatially multi-focused laser beam laser scribing process comprises using a femto-second source laser beam. 
     
     
       7. The method of  claim 1 , wherein scribing with the spatially multi-focused laser beam laser scribing process comprises scribing with a spatially multi-focused femto-second based laser beam. 
     
     
       8. The method of  claim 1 , wherein plasma etching the semiconductor wafer comprises extending the trenches to form corresponding trench extensions. 
     
     
       9. A method of dicing a semiconductor wafer comprising a plurality of integrated circuits, the method comprising:
 laser scribing the semiconductor wafer with a spatially multi-focused laser beam laser scribing process to singulate the plurality of integrated circuits, wherein the laser scribing with the spatially multi-focused laser beam laser laser scribing process comprises forming trenches in regions of the semiconductor wafer between the integrated circuits, the trenches comprising essentially vertical sidewalls. 
 
     
     
       10. The method of  claim 9 , wherein the spatially multi-focused laser beam laser scribing process provides a first beam portion focused at a first depth in the semiconductor wafer, and a second beam portion focused at a second depth in the semiconductor wafer, the second depth vertically beneath the first depth. 
     
     
       11. The method of  claim 10 , wherein the spatially multi-focused laser beam laser scribing process provides a third beam portion focused at a third depth in the semiconductor wafer, the third depth vertically beneath the second depth. 
     
     
       12. The method of  claim 10 , wherein the spatially multi-focused laser beam laser scribing process comprises passing a laser beam through a diffractive optical element (DOE). 
     
     
       13. The method of  claim 10 , wherein the spatially multi-focused laser beam laser scribing process comprises using a Gaussian source laser beam. 
     
     
       14. The method of  claim 10 , wherein the spatially multi-focused laser beam laser scribing process comprises using a femto-second source laser beam.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.