US2017103517A1PendingUtilityA1

Design Based Sampling and Binning for Yield Critical Defects

Assignee: KLA TENCOR CORPPriority: Apr 15, 2013Filed: Dec 22, 2016Published: Apr 13, 2017
Est. expiryApr 15, 2033(~6.7 yrs left)· nominal 20-yr term from priority
G06K 9/66G01N 2201/10G01N 21/95607G01N 2021/95676G06T 2207/20081G06T 2207/30148G01N 21/9501G06T 7/0006G01N 2201/12G06T 7/0008G01N 2201/068G06T 7/001G01N 2201/06113G01N 21/956
53
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Methods and systems for design based sampling and binning for yield critical defects are provided. One method includes aligning each image patch in each inspection image frame generated for a wafer by an optical subsystem of an inspection system to design information for the wafer. The method also includes deriving multiple layer design attributes at locations of defects detected in the image patches. In addition, the method includes building a decision tree with the multiple layer design attributes. The decision tree is used to separate the defects into bins with different yield impacts on a device being formed on the wafer. The method also includes binning the defects with the decision tree.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A wafer inspection system, comprising:
 an optical subsystem configured to scan a wafer thereby generating image patches in inspection image frames for the wafer; and   one or more computer subsystems coupled to the optical subsystem, wherein the one or more computer subsystems are configured for:
 aligning each of the image patches in each of the inspection image frames to design information for the wafer; 
 detecting defects in the image patches; 
 deriving multiple layer design attributes at locations of the defects from the image patches corresponding to the locations of the defects; 
 building a decision tree with the multiple layer design attributes, wherein the decision tree is used to separate the defects into bins with different yield impacts on a device being formed on the wafer; and 
 binning the defects with the decision tree.

Join the waitlist — get patent alerts

Track US2017103517A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.